Optimizing instruction-set extensible processors under data bandwidth constraints

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 588-593

  Atasu, Kubilay ^a,b   Dimond, Robert G ^a   Mencer, Oskar ^a   Luk, Wayne ^a   Özturan, Can ^b   Dündar, Günhan ^b  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

^b BOGAZICI UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; DATA TRANSFER; LINEAR PROGRAMMING;

DESIGN SPACE EXPLORATION; INSTRUCTION-SET EXTENSIONS; REGISTER FILE PORTS;

PROGRAM PROCESSORS;

EID: 34548316193     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364657     Document Type: Conference Paper

References (15)

1. Ilog cplex. http://www.ilog.com/products/cplex/.
2. Mibench. http://www.eecs.umich.edu/mibench/.
3. Nauty package, http://cs.anu.edu.au/people/bdm/nauty.
4. Trimaran, http://www.trimaran.org.
5. K. Atasu, G. Dündar, and C. Özturan. An integer linear programming approach for identifying instruction-set extensions. In CODES+ISSS 2005, Jersey City, NJ, Sept. 2005.
6. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In 40th DAC, Anaheim, CA, June 2003.
7. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne. Isegen: Generation of high-quality instruction set extensions by iterative improvement. In DATE 2005, Mar. 2005.
8. P. Brisk, A. Kaplan, R. Kastner, and M. Sarrafzadeh. Instruction generation and regularity extraction for reconfigurable processors. In CASES 2002, Grenoble, France, 2002.
9. J. Cong, Y. Fan, G. Han, A. Jagannathan, G. Reinmann, and Z. Zhang. Instruction set extension with shadow registers for configurable processors. In FPGA 2005, Feb. 2005.
10. J. Cong, Y. Fan, G. Han, and Z. Zhang. Application-specific instruction generation for configurable processor architectures. In FPGA 2004, Monterey, CA, Feb. 2004.
11. R. G. Dimond, O. Mencer, and W. Luk. Combining instruction coding and scheduling to optimize energy in system-on-fpga. In FCCM 2006, Napa Valley, CA, Apr. 2006.
12. D. Goodwin and D. Petkov. Automatic generation of application specific processors. In CASES 2003, pages 137-147, San Jose, CA, Nov. 2003.
13. R. Jayaseelan, H. Liu, and T. Mitra. Exploiting forwarding to improve data bandwidth of instruction-set extensions. In 43rd DAC, Anaheim, CA, July 2006.
14. L. Pozzi and P. Ienne. Exploiting pipelining to relax register-file port constraints of instruction-set extensions. In CASES 2005, San Francisco, CA, Sept. 2005.
15. P. Yu and T. Mitra. Scalable custom instructions identification for instruction-set extensible processors. In CASES 2004, Washington, DC, Sept. 2004.