-
2
-
-
27644497563
-
An integer linear programming approach for identifying instruction-set extensions
-
K. Atasu, G. Dündar, and C. Ozturan. An integer linear programming approach for identifying instruction-set extensions. In Proc. of CODES+ISSS, 2005.
-
(2005)
Proc. of CODES+ISSS
-
-
Atasu, K.1
Dündar, G.2
Ozturan, C.3
-
3
-
-
0042635850
-
Automatic application-specific instruction-set extensions under microarchitectural constraints
-
K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In Proc. of DAC, 2003.
-
(2003)
Proc. of DAC
-
-
Atasu, K.1
Pozzi, L.2
Ienne, P.3
-
4
-
-
33646927796
-
ISEGEN: Generation of high-quality instruction set extensions by iterative improvement
-
P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne. ISEGEN: Generation of high-quality instruction set extensions by iterative improvement. In Proc. of DATE, 2005.
-
(2005)
Proc. of DATE
-
-
Biswas, P.1
Banerjee, S.2
Dutt, N.3
Pozzi, L.4
Ienne, P.5
-
5
-
-
34547235586
-
Code transformation strategies for extensible embedded processors
-
P. Bonzini and L. Pozzi. Code transformation strategies for extensible embedded processors. In Proc. of CASES, 2006.
-
(2006)
Proc. of CASES
-
-
Bonzini, P.1
Pozzi, L.2
-
6
-
-
4444269729
-
Synthesis of application specific instructions for embedded DSP software
-
June
-
H. Choi, J.-S. Kim, C.-W. Yoon, I.-C. Park, S. H. Hwang, and C.-M. Kyung. Synthesis of application specific instructions for embedded DSP software. In IEEE TC, June 1999.
-
(1999)
IEEE TC
-
-
Choi, H.1
Kim, J.-S.2
Yoon, C.-W.3
Park, I.-C.4
Hwang, S.H.5
Kyung, C.-M.6
-
7
-
-
34547185000
-
Scalable subgraph mapping for acyclic computation accelerators
-
N. Clark, A. Hormati, and S. Mahlke. Scalable subgraph mapping for acyclic computation accelerators. In Proc. of CASES, 2006.
-
(2006)
Proc. of CASES
-
-
Clark, N.1
Hormati, A.2
Mahlke, S.3
-
8
-
-
84944408934
-
Processor acceleration through automated instruction set customisation
-
N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customisation. In Proc. of MICRO, 2003.
-
(2003)
Proc. of MICRO
-
-
Clark, N.1
Zhong, H.2
Mahlke, S.3
-
9
-
-
34548334972
-
On relation between non-disjoint decomposition and multiple-vertex dominators
-
E. Dubrova, M. Teslenko, and A. Martinelli. On relation between non-disjoint decomposition and multiple-vertex dominators. In Proc. of ISCAS, 2004.
-
(2004)
Proc. of ISCAS
-
-
Dubrova, E.1
Teslenko, M.2
Martinelli, A.3
-
10
-
-
34548371054
-
Generalized dominators and post-dominators
-
R. Gupta. Generalized dominators and post-dominators. In Proc. of POPL, 1992.
-
(1992)
Proc. of POPL
-
-
Gupta, R.1
-
11
-
-
0000560239
-
A fast algorithm for finding dominators in a flowgraph
-
T. Lengauer and R. E. Tarjan. A fast algorithm for finding dominators in a flowgraph. In ACM TOPLAS, 1979.
-
(1979)
ACM TOPLAS
-
-
Lengauer, T.1
Tarjan, R.E.2
-
12
-
-
34047122391
-
Optimal and approximate algorithms for the extension of embedded processor instruction sets
-
July
-
L. Pozzi, K. Atasu, and P. Ienne. Optimal and approximate algorithms for the extension of embedded processor instruction sets. In IEEE TCAD, July 2006.
-
(2006)
IEEE TCAD
-
-
Pozzi, L.1
Atasu, K.2
Ienne, P.3
-
13
-
-
24944546345
-
Scalable custom instructions identification for instruction set extensible processors
-
P. Yu and T. Mitra. Scalable custom instructions identification for instruction set extensible processors. In Proc. of CASES, 2004.
-
(2004)
Proc. of CASES
-
-
Yu, P.1
Mitra, T.2
-
14
-
-
34548339989
-
Polynomial-time subgraph enumeration for automated instruction set extension
-
P. Bonzini and L. Pozzi Polynomial-time subgraph enumeration for automated instruction set extension. TR 2006/07, University of Lugano, 2006. http://www.inf.unisi.ch/file/pub/15/bonzini-pozzi-2006-07.pdf
-
(2006)
TR 2006/07, University of Lugano
-
-
Bonzini, P.1
Pozzi, L.2
|