Automatic instruction set extension and utilization for embedded processors

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2003-January, Issue , 2003, Pages 108-118

  Peymandoust, Armita ^a   Pozzi, Laura ^b   Ienne, Paolo ^b   De Micheli, Giovanni ^a  

^a STANFORD UNIVERSITY   (United States)

^b EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; DESIGN; MICROPROCESSOR CHIPS; PROGRAM COMPILERS; PROGRAM PROCESSORS; SYSTEM-ON-CHIP;

APPLICATION SPECIFIC; AUTOMATIC INSTRUCTION-SET EXTENSION; CODE GENERATION; DESIGN METHODOLOGY; EMBEDDED PROCESSORS; INSTRUCTION SELECTION; SYMBOLIC ALGEBRA; SYSTEM-ON-A-CHIP DESIGNS;

COMPUTER ARCHITECTURE;

EID: 84942512878     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2003.1212834     Document Type: Conference Paper

References (16)

1. A. Wang, E. Killian, D. Maydan, and C. Rowen, "Hardware/Software Instruction Set Configurability for System-on-Chip Processors", Proceedings of the 38th Design Automation Conference, June 2001.
2. Tensilica Inc., http://www.tensilica.com, 1997.
3. S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann, 1997.
4. R. Leupers, Code Optimization Techniques for Embedded Processors, Kluwer Academic, 2000.
5. Maple, Waterloo Maple Inc., http://www.maplesoft.com, 1988.
6. Mathematica, Wolfram Research Inc., http://www.wri.com, 1987.
7. T. Becker and V. Weispfenning, Gröbner Bases, Springer-Verlag, New York, NY, 1993.
8. J. Smith and G. De Micheli, "Polynomial circuit models for component matching in high-level synthesis", IEEE Trans. on VLSI, Vol. 9, Issue 6, Dec. 2001, pp 783-800.
9. C. Alippi, W. Fornaciari, L. Pozzi, and M. G. Sami, "A DAG based design approach for reconfigurable VLIW processors", Proceedings of the DATE Conference, pp. 778-780, 1999.
10. K. Atasu, L. Pozzi, and P. Ienne, "Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints", Proceedings of 40th Design Automation Conference, Anaheim, CA, June 2003.
11. R. Kastner, A. Kaplan, S. Memik, and E. Bozorgzadeh, "Instruction generation for hybrid reconfigurable systems", ACM Transactions on Design Automation of Embedded Systems (TODAES), October, 2002.
12. M. Arnold and H. Corporaal, "Designing domain specific processors", Proceedings of the 9th International Workshop on Hardware/Software CoDesign, pages 61-66, Copenhagen, April 2001.
13. B. Kastrup, A. Bink, and J. Hoogerbrugge, "ConCISe: A compiler-driven CPLD-based instruction set accelerator", Proceedings of the 5th IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 1999.
14. Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee, "CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit", Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 225-235, June 2000.
15. D. Cox, J. Little, and D. O'shea, "Ideals, Varieties, and algorithms", Springer-Verlag, New York, NY, 1997.
16. J. Zory and F. Coelho, "Using Algebraic Transformations to Optimize Expression Evaluation in Scientific Code", Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, October 1998.