Automated instruction-set extension of embedded processors with application to MPEG-4 video encoding

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2005, Pages 140-145

  Kavvadias, Nikolaos ^a   Nikolaidis, Spiridon ^a  

^a ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC FUNCTIONAL UNITS (AFU); DESIGNERS; KERNELS; PLATFORM-BASED DESIGN;

ALGORITHMS; IMAGE CODING; MICROPROCESSOR CHIPS; PARAMETER ESTIMATION;

EMBEDDED SYSTEMS;

EID: 24944549245     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2005.20     Document Type: Conference Paper

References (30)

1. ARC Cores, http://www.arccores.com.
2. Gaisler Research, http://www.gaisler.com.
3. Machine-SUIF research compiler. http://www.eecs.harvard.edu/hube/ research/machsuif.html.
4. Pattlib. http://www.lsc.ic.unicamp.br/pattlib/.
5. SUIF, http://suif.stanford.edu/suif/suif2/.
6. Processor Architecture Laboratory at EPFL homepage. http://lapwww.epfl. ch/dev/.
7. MPEG-4 shape encoder project. http://www.ece.cmu.edu/~ece796/project99/ 12/final/.
8. MPEG-4 video verification model version 18.0. MPEG-4 draft standard, International Organization of Standardization, Working Group on Coding of Moving Pictures and Audio, Pisa, Italy, Jan. 2001.
9. ARM Ltd. MOVE Coprocessor Technical Reference Manual, Apr. 2002.
10. R. Bernstein. Multiplication by integer constants. Softw. -Practice and Experience, 16(7):641-652, July 1986.
11. J.-L. Beuchat. A VHDL Library for Integer and Modular Arithmetic - User Manual, 0.1 edition, Sept. 2004. http://perso.ens-lyon.fr/jean-luc.beuchat/ ArithLib.
12. P. Biswas, V. Choudhary, K. Atasu, L. Pozzi, P. Ienne, and N. Dutt. Introduction of local memory elements in instruction set extensions. In Proc. 41th Design Automation Conf., pages 729-734, June 7-11 2004.
13. P. Briggs and T. Harvey. Multiplication by integer constants. Technical report, Rice University, July 1994.
14. M. Budiu, M. Sakr, K. Walker, and S. C. Goldstein. BitValue inference: Detecting and exploiting narrow bitwidth computations. In Proc. of the European Conf. on Parallel Processing, pages 969-979, 2000.
15. D. C. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical reportCS-TR-1997-1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
16. P. Castro, E. Borin, R. Azevedo, and G. Araujo. Looking for instruction patterns in the design of extensible processors. In Proc. 3rd Wshp. on Application Specific Processors, Sept. 2004.
17. N. Clark, H. Zhong, W. Tang, and S. Mahlke. Automatic design of application specific instruction set extensions through dataflow graph exploration. Int. J. Parallel Programming, 31(6):429-449, Dec. 2003.
18. J. Fritts. Mediabench II. In 2004 Workshop on Media and Signal Processors for Embedded Systems and SoCs, pages 723-728, Sept. 2004.
19. R. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20:60-70, Man-Apr. 2000.
20. D. Goodwin and D. Petkov. Automatic generation of application specific processors. In Proc. Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, pages 137-147. ACM Press, Oct. 30-Nov. 1 2003.
21. M. Gschwind. Instruction set selection for ASIP design. In Proc. 7th Int. Wshp. on Hardware/Software Codesign, pages 7-11, May 3-5 1999.
22. N. Kavvadias and S. Nikolaidis. Application analysis with integrated identification of complex instructions for configurable processors. In Proc. 14th Int. Wshp. on Power and Timing Modeling, Optimization and Simulation, pages 633-642, Sept. 15-17 2004.
23. K. Keutzer, S. Malik, and A. R. Newton. From ASIC to ASIP: The next design discontinuity. In Proc. 20th Int. Conf. on Comp. Design, pages 84-90, Sept. 16-18 2002.
24. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proc. 30th IEEE/ACM Symposium on Microarchitecture, pages 330-335, Dec. 1997.
25. S. Mahlke, R. Ravindran, M. Schlansker, R. Schreiber, and T. Sherwood. Bitwidth cognizant architecture synthesis of custom hardware accelerators. IEEE Trans, on Comput.Aided Design Integrated Circuits, 20(11): 1355-1371, Nov. 2001.
26. L. M. Po, C. K. Cheung, and C. H. Cheung. Various advanced motion estimation research development package, Aug. 2000. http://www.ee.cityu.edu.hk/ ~lmpo/publications/.
27. L. Pozzi, M. Vuletic, and P. lenne. Automatic topology-based identification of instruction-set extensions for embedded processors. Technical Report CS 01/377, Swiss Federal Institute of Technology Lausanne, Processor Architecture Laboratory, Dec. 2001.
28. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Custominstruction synthesis for extensible-processor platforms. IEEE Trans. on Comput.-Aided Design Integrated Circuits, 23(2):216-228, Feb. 2004.
29. S. Vassiliadis, J. Philips, and B. Blaner. Interlock collapsing ALUs. IEEE Trans. Comp., 42(7):825-839, July 1993.
30. P. Yu and T. Mitra. Characterizing embedded applications for instruction-set extensible processors. In Proc. 41th Design Automation Conf., pages 723-728, June 7-11 2004.