SCOPUS 정보 검색 플랫폼

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1142, Issue , 1996, Pages 126-135

RaPiD — Reconfigurable pipelined datapath

(3) Ebeling, Carl a Cronquist, Darren C a Franklin, Paul a

a UNIVERSITY OF WASHINGTON (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENERAL PURPOSE COMPUTERS; PIPELINES; PROGRAM COMPILERS;

APPLICATION SPECIFIC HARDWARES; APPLICATION-SPECIFIC COMPUTATION; COARSE-GRAINED FPGA; COMPUTATION-INTENSIVE TASK; COMPUTING-TASK; CONFIGURABLE COMPUTING; RE-PROGRAMMABILITY; RECONFIGURABLE;

COMPUTER CIRCUITS;

EID: 84955557263 PISSN: 03029743 EISSN: 16113349 Source Type: Book Series
DOI: 10.1007/3-540-61730-2_13 Document Type: Conference Paper

Times cited : (158)

References (7)

1
- 0027847339
- The Splash 2 processor and applications
- IEEE Comput. Soc. Press
- J. M. Arnold, D. A. Buell, D. T. Hoang, D. V. Pryor, N. Shirazi, and M. R. Thistle. The Splash 2 processor and applications. In Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 482-5. IEEE Comput. Soc. Press, 1993.
- (1993) Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors , pp. 482-485
- Arnold, J.M.¹ Buell, D.A.² Hoang, D.T.³ Pryor, D.V.⁴ Shirazi, N.⁵ Thistle, M.R.⁶

2
- 0041996562
- Technical Report CMU-CS- 79-151, Carnegie-Mellon University, January
- H. T. Kung. Let's design algorithms for VLSI systems. Technical Report CMU-CS- 79-151, Carnegie-Mellon University, January 1979.
- (1979) Let's design algorithms for VLSI systems
- Kung, H.T.¹

3
- 0024143306
- Synthesizing linear array algorithms from nested FOR loop algorithms
- P. Lee and Z. M. Kedem. Synthesizing linear array algorithms from nested FOR loop algorithms. IEEE Transactions on Computers, 37(12): 1578-98, 1988.
- (1988) IEEE Transactions on Computers , vol.37 , Issue.12 , pp. 1578-1598
- Lee, P.¹ Kedem, Z.M.²

4
- 0022482205
- Partitioning and mapping algorithms into fixed size systolic arrays
- D. I. Moldovan and J. A. B. Fortes. Partitioning and mapping algorithms into fixed size systolic arrays. IEEE Transactions on Computers, C-35(1):1-12, 1986.
- (1986) IEEE Transactions on Computers , vol.C-35 , Issue.1 , pp. 1-12
- Moldovan, D.I.¹ Fortes, J.A.B.²

5
- 0030104367
- Programmable active memories: Reconfigurable systems come of age
- J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard. Programmable active memories: reconfigurable systems come of age. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(1):56-69, 1996.
- (1996) IEEE Transactions on Very Large Scale Integration (VLSI) Systems , vol.4 , Issue.1 , pp. 56-69
- Vuillemin, J.E.¹ Bertin, P.² Roncin, D.³ Shand, M.⁴ Touati, H.H.⁵ Boucard, P.⁶

6
- 84957917534
- PRISM-II compiler and architecture
- IEEE Comput. Soc. Press
- M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II compiler and architecture. In Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 9-16. IEEE Comput. Soc. Press, 1993.
- (1993) Proceedings IEEE Workshop on FPGAs for Custom Computing Machines , pp. 9-16
- Wazlowski, M.¹ Agarwal, L.² Lee, T.³ Smith, A.⁴ Lam, E.⁵ Athanas, P.⁶ Silverman, H.⁷ Ghosh, S.⁸

7
- 0026232450
- A loop transformation theory and an algorithm to maximize parallelism
- M. E. Wolf and M. S. Lam. A loop transformation theory and an algorithm to maximize parallelism. IEEE Transactions on Parallel and Distributed Systems, 2(4):452- 471, 1991.
- (1991) IEEE Transactions on Parallel and Distributed Systems , vol.2 , Issue.4 , pp. 452-471
- Wolf, M.E.¹ Lam, M.S.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.