Synthesis of application specific instructions for embedded DSP software

IEEE Transactions on Computers

Volumn 48, Issue 6, 1999, Pages 603-614

  Choi, Hoon ^a,b   Kim, Jong Sun ^b   Yoon, Chi Won ^a,b   Park, In Cheol ^a,b   Hwang, Seung Ho ^a,b   Kyung, Chong Min ^a,b  

^a Korea Advanced Institute of Science and Technology ^*

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL SIGNAL PROCESSING; LOGIC DESIGN; SYSTEMS ANALYSIS;

APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR; EMBEDDED SYSTEM; HARDWARE SOFTWARE CO-DESIGN; INSTRUCTION SYNTHESIS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0032653125     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.773797     Document Type: Article

References (17)

1. W. Zhao and C.A. Papachristou, "An Evolution Programming Approach on Multiple Behaviors for the Design of Application Specific Programmable Processors," Proc. European Design & Test Conference, pp. 144-150, 1996.
2. W. Zhao and C.A. Papachristou, "Synthesis of Reusable DSP Cores Based on Multiple Behaviors," Proc. Int'l Conf. Computer-Aided Design, pp. 103-108, 1996.
3. K. Kim, R. Karri, and M. Potkonjak, "Synthesis of Application Specific Programmable Processors," Proc. 34th Design Automation Conf., pp. 353-358, 1997.
4. J.H. Yi, H. Choi, I.C. Park, S.H. Hwang, and C.M. Kyung, "Multiple Behavior Module Synthesis Based on Selective Groupings," Proc. Design, Automation, and Test in Europe, pp. 384-388, 1998.
5. C. Liem, T. May, and P. Paulin, "Instruction-Set Matching and Selection for DSP and ASIP Code Generation," Proc. European Design and Test Conf., pp. 31-37, 1994.
6. G. Araujo and S. Malik, "Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures," Proc. Int'l Symp. System Synthesis, pp. 36-41, 1995.
7. G. Araujo, S. Malik, and M.T.-C. Lee, "Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures," Proc. 33rd Design Automation Conf., pp. 591-596, 1996.
8. R. Leupers and P. Marwedel, "Instruction Selection for Embedded DSPs with Complex Instructions," Proc. European Design Automation Conf., 1996.
9. R. Leupers and P. Marwedel, "Time-Constrained Code Compaction for DSP's," IEEE Trans. VLSI Systems, vol. 5, no. 1, pp. 112-122, Mar. 1997.
10. M. Imai, A. Alomary, J. Sato, and N. Hikichi, "An Integer Programming Approach to Instruction Implementation Method Selection Problem," Proc. European Design Automation Conf., pp. 106-111, 1992.
11. A. Alomary, T. Nakata, Y. Honma, M. Imai, and N. Hikichi, "An ASIP Instruction Set Optimization Algorithm with Functional Module Sharing Constraint," Proc. Int'l Conf. Computer-Aided Design, pp. 526-532, 1993.
12. I.J. Huang and A.M. Despain, "Synthesis of Instruction Sets for Pipelined Microprocessos," Proc. 31st Design Automation Conf., pp. 5-11, 1994.
13. M.T.-C. Lee, V. Tiwary, S. Malik, and M. Fujita, "Power Analysis and Minimization Techniques for Embedded DSP Software," IEEE Trans. VLSI Systems, vol. 5, no. 1, pp. 123-135, Mar. 1997.
14. T.H. Cormen, C.E. Leiserson, and R.L. Rivest, Introduction to Algorithms, chapter 37, pp. 978-983. The MIT Press, McGraw-Hill Book Company, 1992.
15. V. Zivojnovic, "DSPStone: A DSP-Oriented Benchmarking Methodology," Proc. Int'l Conf. Signal Processing Applications & Technology, pp. 715-722, 1994.
16. S. Malik, M. Martonosi, and Y.-T.S. Li, "Static Timing Analysis of Embedded Software," Proc. 34th Design Automation Conf., pp. 147-152, 1997.
17. C.M. Fiduccia and R.M. Mattheyses, "A Linear-Time Heuristic for Improving Network Partitions," Proc. 19th Design Automation Conf., pp. 175-181, 1982.