A flexible instruction generation framework for extending embedded processors

Proceedings of the Mediterranean Electrotechnical Conference - MELECON

Volumn 2006, Issue , 2006, Pages 125-128

  Kavvadias, Nikolaos ^a   Nikolaidis, Spiridon ^a  

^a ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CUSTOMER SATISFACTION; PROGRAM PROCESSORS; SYSTEMS ANALYSIS;

APPLICATION-SPECIFIC FUNCTIONAL UNIT (AFU); EMBEDDED PROCESSORS; SPACE EXPLORATION;

EMBEDDED SYSTEMS;

EID: 34047105661     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. ARC cores. [Online]. Available: http://www.arccores.com
2. R. Gonzalez, "Xtensa: A configurable and extensible processor," IEEE Micro, vol. 20, no. 2, pp. 60-70, March-April 2000.
3. Altera Nios-II home page. [Online]. Available: http://www.altera.com/ products/ip/processors/nios2/
4. Xilinx home page. [Online]. Available: http://www.xilinx.com
5. P. Yu and T. Mitra, "Scalable custom instructions identification for instruction-set extensible processors," in Proc. Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, September 2004.
6. N. Clark, J. A. Blome, M. L. Chu, S. A. Mahlke, S. Biles, and K. Flautner, "An architecture framework for transparent instruction set customization in embedded processors," in Proc. 32nd Int. Symp. on Computer Architecture, Madison, Wisconsin, USA, June 2005, pp. 272-283.
7. D. Goodwin and D. Petkov, "Automatic generation of application specific processors," in Proc. Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, San Jose, California, USA, October 2003, pp. 137-147.
8. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. 40th ACM/IEEE Design Automation Conference, Anaheim, California, June 2003, pp. 256-261.
9. C. Alippi, W. Fornaciari, L. Pozzi, and M. Saini, "A DAG based design approach for reconfigurable VLIW processors," in Proc. of the Design, Automation and Test in Europe Conf., Munich, Germany, March 1999, pp. 778-779.
10. Pattlib. [Online]. Available: http://www.lsc.ic.unicamp.br/pattlib/
11. SUIF. [Online]. Available: http://suif.stanford.edu/suif/suif2/
12. Machine-SUIF research compiler. [Online]. Available: http://www.eecs. harvard.edu/hube/research/machsuif.html
13. G. Théoduloz and D. S. Gracia, ARM backend for Machine SUIF. [Online]. Available: http://lapwww.epfl.ch/dev/
14. The ArchC resource center. [Online]. Available: http://www.archc.org
15. G. Sander, "Graph layout through the VCG tool," in Proc. DIMACS Int. Workshop on Graph Drawing, Berlin, Germany, 1994, pp. 194-205.
16. E. R. Gansner, E. Koutsofios, S. C. North, and K.-P. Vo, "A technique for drawing directed graphs," IEEE Trans. on Software Engineering, vol. 19, no. 3, pp. 214-230, May 1993.
17. CDFG toolset. [Online]. Available: http://poppy.snu.ac.kr/CDFG/cdfg.html
18. P. Foggia, The VFLib Graph Matching Library, 2nd ed., March 2001. [Online]. Available: http://amalfi.dis.unina.it/graph/db/vflib-2.0
19. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proc. of the 4th annual IEEE Int. Wshp. on Workload Characterization, December 2001.
20. L. H. Lee, W. Moyer, and J. Arends, "Instruction fetch energy reduction using loop caches for embedded applications with small tight loops," in Proc. Int. Symp. on Low Power Electronics and Design, San Diego, CA, August 1999.