Synthesis of custom processors based on extensible platforms

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 641-648

  Sun, Fei ^a   Ravi, Srivaths ^b   Raghunathan, Anand ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS; CUSTOM PROCESSORS; EMBEDDED SYSTEM DESIGN; REGISTER TRANSFER LEVEL DESIGN;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE; COMPUTER SIMULATION; ELECTRIC NETWORK SYNTHESIS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; PROGRAM ASSEMBLERS; PROGRAM COMPILERS; PROGRAM DEBUGGING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036907239     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774667     Document Type: Conference Paper

References (38)

1. G. De Micheli, R. Ernst, and W. Wolf, Readings in Hardware/Software Codesign, Morgan Kaufmann Publishers, San Mateo, CA, 2001.
2. A. Wang, E. Killian, D. Maydan, and C. Rowen, "Hardware/software instruction set configurability for system-on-chip processors," in Proc. Design Automation Conf., June 2001, pp. 184-188.
3. Xtensa microprocessor, Tensilica Inc. (http://www.tensilica.com).
4. ARCtangent processor, Arc International (http://www.arc.com).
5. Jazz DSP, Improv Systems Inc. (http://www.improvsys.com).
6. SP-5flex DSP core, 3DSP Corp. (http://www.3dsp.com).
7. R. Sucher, "Carmel: A configurable long instruction word DSP core," in Microprocessor Forum, Oct. 1998.
8. J. A. Fisher, "Customized instruction sets for embedded processors," in Proc. Design Automation Conf., June 1999, pp. 253-257.
9. R. Cloutier and D. E. Thomas, "Synthesis of pipelined instruction set processors," in Proc. Design Automation Conf., June 1993.
10. I.-J. Huang and A. M. Despain, "Generating instruction sets and microarchitectures from applications," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 391-396.
11. A. Kitajima, M. Itoh, J. Sato, A. Shiomi, Y. Takeuchi, and M. Imai, "Effectiveness of the ASIP design system PEAS-III in design of pipelined processors," in Proc. Asia South Pacific Design Automation Conf., Jan. 2001, pp. 649-654.
12. H. Choi, J. H. Yi, J.-Y. Lee, I.-C. Park, and C.-M. Kyung, "Exploiting intellectual properties in ASIP designs for embedded DSP software," in Proc. Design Automation Conf., June 1999, pp. 939-944.
13. A. Pyttel, A. Sedlmeier, and C. Veith, "PSCP: A scalable parallel ASIP architecture for reactive systems," in Proc. Design Automation & Test Europe Conf., Mar. 1998.
14. V. S. Lapinski, Algorithms for Compiler-assisted Design Space Exploration of Clustered VLIW ASIP Datapaths, Ph.D. thesis, University of Texas at Austin, May 2001.
15. S. Aditya, B. R. Rau, and V. Kathail, "Automatic architectural synthesis of VLIW and EPIC processors," in Proc. Int. Symp. System-Level Synthesis, Nov. 1999, pp. 107-113.
16. W. Zhao and C. A. Papachristou, "An evolution programming approach on multiple behaviors for the design of application specific programmable processors," in Proc. European Design & Test Conf., Mar. 1996, pp. 144-150.
17. K. Kim, R. Karri, and M. Potkonjak, "Synthesis of application specific programmable processors," in Proc. Design Automation Conf., June 1997, pp. 353-358.
18. K. Kucukcakar, "An ASIP design methodology for embedded systems," in Proc. Int. Symp. HW/SW Codesign, May 1999, pp. 17-21.
19. H. Choi, J.-S. Kim, C.-W. Yoon, I.-C. Park, S. H. Hwang, and C.-M. Kyung, "Synthesis of application specific instructions for embedded DSP software," IEEE Trans. Computers, vol. 48, no. 6, pp. 603-614, June 1999.
20. I.-J. Huang and A. M. Despain, "Synthesis of instruction sets for pipelined microprocessors," in Proc. Design Automation Conf., June 1994.
21. J. van Praet, G. Goossens, D. Lanneer, and H. De Man, "Instruction set definition and instruction set selection for ASIPs," in Proc. Int. Symp. High-Level Synthesis, 1994, pp. 11-16.
22. A. Y. Alomary, T. Nakata, Y. Honma, M. Imai, and N. Hikichi, "An ASIP instruction set optimization algorithm with functional module sharing constraint," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 526-532.
23. M. Gschwind, "Instruction set selection for ASIP design," in Proc. Int. Symp. HW/SW Codesign, May 1999, pp. 7-11.
24. M. Arnold and H. Corporaal, "Automatic detection of recurring operation patterns," in Proc. Int. Symp. HW/SW Codesign, May 1999, pp. 22-26.
25. C. Liem and P. Paulin, Compilation Techniques and Tools for Embedded Processor Architectures, in Hardware/Software Co-design: Principles and Practice, J. Straunstrup and W. Wolf (Editors), Kluwer Academic Publishers, Norwell, MA, 1997.
26. W. E. Dougherty, D. J. Pursley, and D. E. Thomas, "Subsetting behavioral intellectual property for low power ASIP design," J. VLSI Signal Processing, vol. 21, no. 3, pp. 209-218, July 1999.
27. J.-G. Cousin, O. Sentieys, and D. Chillet, "Multi-algorithm ASIP synthesis and power estimation for DSP applications," in Proc. Int. Symp. Circuits & Systems, May 2000, pp. II/261-II/264.
28. C. Lee, J. Kin, M. Potkonjak, and W. H. Mangione-Smith, "Designing power efficient hypermedia processors," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 1999, pp. 276-278.
29. A. Abnous and J. Rabaey, "Ultra-low-power domain-specific multimedia processors," in Proc. VLSI Signal Processing IX, Oct. 1996.
30. C. Glokler and H. Meyr, "Power reduction for ASIPs: A case study," in Proc. Wkshp. Signal Processing Systems (SIPS), Sept. 2001.
31. B. W. Kernighan and R. Pike, The Practice of Programming, Addison-Wesley, Inc., Menlo Park, CA, 1999.
32. Aristotle research group, http://www.cc.gatech.edu/aristotle/, Aristotle manual.
33. Design Compiler, Synopsys Inc. (http://www.synopsys.com).
34. D. A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach, Morgan Kaufman Publishers, San Mateo, CA, 1989.
35. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, New York, NY, 1994.
36. S. S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufmann Publishers, San Mateo, CA, 1997.
37. CB-11 Cell Based IC Product Family, NEC Electronics, Inc. (http://www.necel.com).
38. Sente Inc., http://www.senteinc.com, Wattwatcher manual.