Removing Communications in Clustered Microarchitectures through Instruction Replication

ACM Transactions on Architecture and Code Optimization

Volumn 1, Issue 2, 2004, Pages 127-151

  Aletà, Alex ^a   Codina, Josep M ^a   González, Antonio ^a   Kaeli, David ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b Northeastern University   (United States)

Author keywords

Algorithms; Experimentation; Ilp; Instruction replication; Modulo scheduling; Performance Clustered microarchitectures; Statically scheduled processors

Indexed keywords

EID: 84869345560     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1011528.1011529     Document Type: Article

References (29)

1. Aggarwal, A. and Franklin, M. 2003. Instruction replication: Reducing delays due to inter-PE communication latency. In Proceedings of the International Conference on Parallel Architectures and Compiler Techniques (PACT'03.
2. Aletà, A., Codina, J. M., Sánchez, J., and González, A. 2001. Graph-partitioning based instructionscheduling for clustered processors. In Proceedings of 34th International Symposium On Microarchitecture.
3. Aletà, A., Codina, J. M., Sánchez, J., González, A., and Kaeli, D. 2002. Exploiting pseudoschedules to guide data dependence graph partitioning. In Proceedings of the International Conference on Parallel Architectures and Compiler Techniques (PACT'02).
4. Aletà, A., Codina, J. M., González, A., and Kaeli, D. 2003. Instruction replication for clustered microarchitectures. In Proceedings of 36th International Symposium On Microarchitecture.
5. Ayguadé, E., Barrado, C., González, A., Labarta, J., López, D., Moreno, S., Papua, D., Reig, F., Riera, Q., and Valero, M. 1996. Ictineo: A tool for research on ILP. Supercomputing 96.
6. Briggs, P., Cooper, K. D., and Torczon, L. 1992. Rematerialization. In Proceedings of the Sig-Plan'92 Conference on Programming Language Design and Implementation.
7. Chaitin, G. J., Auslander, M. A., Chandra, A. K., Cocke, J., Hopkins, M. E., and Markstein, P. W. 1981. Register allocation via coloring. Comput. Languages (Jan.), 47-57.
8. Charlesworth, A. 1981. An approach to scientific array processing: The architectural design of the AP120B/FPS-164 family, Computer, 14(9), 18-27.
9. Codina, J. M., Llosa, J., and González, A. 2002. A comparative study of modulo scheduling techniques. In Proceedings of the International Conference on Supercomputing (ICS'02).
10. Codina, J. M., Sánchez, J., and González, A. 2001. A unified modulo scheduling and register allocation technique for clustered processors. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT'01).
11. Faraboschi, P., Brown, G., Fisher, J., Desoli, G., and Homewood, F. 2000. Lx: A technology platform for customizable VLIW embedded processing. In Proceedings of the 27th International Symposium on Computer Architecture.
12. Fernandes, M. M., Llosa, J., and Topham, N. 1999. Distributed Modulo Scheduling. In Proceedings Of International Symposium On High-Performance Computer Architecture. 130-134.
13. Fridman, J. and Greenfield, Z. 2000. The Tigersharc Dsp Architecture. Ieee Micro (Jan.-Feb.), 66-76.
14. Glaskowsky, P. N. 1998. Map1000 Unfolds At Equator. Microprocessor Report, 12, 16 (Dec.).
15. Hendrickson, B. and Leland, R. 1995. The Chaco User'S Guide Version 2.0, Tech. Rep., Sand95-2344, Sandia National Labs, Albuquerque, Nm.
16. Ho, R., Mai, K., and Horowitz, M. 1995. The Future Of Wires. Proc. IEEE.
17. Kernighan, B. and Lin, S. 1970. An Effective Heuristic Procedure For Partitioning Graphs. Bell Syst. Tech. Journal, 291-370.
18. Karpis, G. and Kumar, V. 1995. Analysis Of Multilevel Graph Partitioning. In Proceedings Of 7th Supercomputing Conference.
19. Karpis, G. and Kumar, V. 1998. Metis: A Software Package For Partitioning Unstructured Graphs, Partitioning Meshes and Computing Fill-Reducing Orderings Of Sparse Matrices. University Of Minnesota.
20. AKruatrachue, B. and Lewis, T. G. 1988. Grain Size Determination For Parallel Processing. IEEE Software (Jan.), 23-32.
21. Kuras, D., Carr, S., and Sweany, P. 1998. Value Cloning For Architectures With Partitioned Register Banks. In Workshop On Compiler and Architecture Support For Embedded Systems. 1-5.
22. Llosa, J., Ayguadé, E., González, A., and Valero, M. 1996. Swing Modulo Scheduling. In Proceedings Of The International Conference On Parallel Architectures and Compilation Techniques (Pact'96).
23. Nystrom, E. and Eichenberger, A. E. 1998. Effective Cluster Assignment For Modulo Scheduling. In Proceedings Of The 31St International Symposium On Microarchitecture. 103-114.
24. Pechanek, G. G. and Vassiliadis, S. 2000. The Manarray Embedded Processor Architecture. In Proceedings Of The 26Th Euromicro Conference: Informatics: Inventing The Future, Maastricht, The Netherlands.
25. Rau, B. R. 1995. Iterative Modulo Scheduling. Tech. Rep., Hewlett-Packard Company.
26. Rau, B. R. and Glaeser, C. 1981. Some Scheduling Techniques and An Easily Schedulable Horizontal Architecture For High Performance Scientific Computing. In Proceedings Of The 14Th Annual Microprogramming Workshop. 183-197.
27. Sánchez, J. and González, A. 2000. The Effectiveness Of Loop Unrolling For Modulo Scheduling In Clustered Vliw Architectures. In Proceedings Of The 29Th International Conference On Parallel Processing.
28. Texas Instruments Inc. 1998. Tms320C62X/67X Cpu and Instruction Set Reference Guide, 1998.
29. Zalamea, J., Llosa, J., Ayguadé, E., and Valero, M. 2001. Modulo Scheduling With Integrated Register Spilling For Clustered Vliw Architectures. In Proceedings Of 34Th International Symposium On Microarchitecture.