INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 291-297

  Cheung, Newton ^a   Parameswaran, Sri ^a   Henkel, Jörg ^b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; CODES (SYMBOLS); COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; HEURISTIC METHODS; IDENTIFICATION (CONTROL SYSTEMS); LOGIC DESIGN; PROGRAM PROCESSORS;

INSTRUCTION SET SIMULATORS (ISS); PRE-CONFIGURED PROCESSORS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0346148465     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (25)

1. Arctangent processor. ARC International, (http://www.arc.com).
2. Asip-meister. (http://www.eda-meister.org/asip-meister/).
3. Design compiler. Synopsys Inc. (http://www.synopsys.com).
4. Jazz dsp. Improv Systems Inc. (http://www.improvsys.com).
5. Lisatek. CoWare Inc. (http://www.coware.com).
6. Sp-5flex dsp core. 3DSP Corp. (http://www.3dsp.com).
7. Xtensa processor. Tensilica Inc. (http://www.tensilica.com).
8. S A. Alomary, T. Nakata, Y. Honma, M. Imai, and N. Hikichi. An asip instruction set optimization algorithm with functional module sharing constraint. In DAC, pages 526-532. IEEE Computer Society Press, 1993.
9. N. Binh, M. Imai, and Y. Takeuchi. A performance maximization algorithm to design asips under the constraint of chip area including ram and rom size. In ASP-DAC, 1998.
10. P. Brisk, A. Kaplan, R. Kastner, and M. Sarrafeadeh. Instruction generation and regularity extraction for reconfigurable processors. In CASES, 2002.
11. N. Cheung, J. Henkel, and S. Parameswaran. Rapid configuration & instruction selection for an asip: A case study. In DATE, 2003.
12. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Co, 1979.
13. R. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 2000.
14. M. Gschwind. Instruction set selection for asip design. In 7th international workshop on Hardware/software codesign, pages 7-11. ACM Press, 1999.
15. T. V. K. Gupta, P. Sharma, M. Balakrishnan, and S. Malik. Processor evaluation in an embedded systems design environment. In VLSI Design, pages 98-103, 2000.
16. M. Imai, N. Binh, and A. Shiomi. A new hw/sw partitioning algorithm for synthesizing the highest performance pipelined asips with multiple identical fus. In EURO-VHDL, pages 126-131. IEEE Computer Society Press, 1996.
17. M. K. Jain, L. Wehmeyer, S. Steinke, P. Marwedel, and M. Balakrishnan. Evaluating register file size in asip design. In CODES, pages 109-114, 2001.
18. R. Kastner, S. Ogrenci-Memik, E. Bozorgzadeh, and M. Sarrafzadeh. Instruction generation for hybrid reconfigurable systems. In ICCAD, 2001.
19. V. Kathail, shail Aditya, R. Schreiber, B. R. Rau, D. C. Cronquist, and M. Sivaraman. Pico: Automatically designing custom computers. Computer, 35(9):39-47, Sept 2002.
20. S. Kobayashi, H. Mita, Y. Takeuchi, and M. Imai. Design space exploration for dsp applications using the asip development system peas-iii. In ASSP, pages 3168 - 3171, 2002.
21. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In International Symposium on Microarchitecture, pages 330-335, 1997.
22. J. Lee, K. Choi, and N. Dutt. Efficient instruction encoding for automatic instruction set desifn of configurable asips. In ICCAD, 2002.
23. F. Sun, S. Ravi, A. Raghunathan, and N. Jha. Synthesis of custom processors based on extensible platforms. In ICCAD, 2002.
24. J.-H. Yang, B.-W. Kim, et al. Metacore: an application specific dsp development system. In DAC, pages 800-803, 1998.
25. Q. Zhao, B. Mesman, and T. Basten, Practical instruction set design and compiler retargetability using static resource models. In DATE, pages 1021-1026, 2002.