Custom-instruction synthesis for extensible-processor platforms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 2, 2004, Pages 216-228

  Sun, Fei ^a   Ravi, Srivaths ^b   Raghunathan, Anand ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

Application specific instruction set processors (ASIP); Application specific programmable processors; Customization; Extensible processors; Instruction selection

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS;

APPLICATION-SPECIFIC INSTRUCTION SET PROCESSORS; APPLICATION-SPECIFIC PROGRAMMABLE PROCESSORS; CUSTOM-INSTRUCTION SYNTHESIS; EXTENSIBLE PROCESSORS;

LOGIC DESIGN;

EID: 1242286078     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.822133     Document Type: Article

References (50)

1. G. De Micheli, R. Ernst, and W. Wolf, Readings in Hardware/Software Codesign. San Mateo, CA: Morgan Kaufmann, 2001.
2. A. Wang, E. Killian, D. Maydan, and C. Rowen, "Hardware/software instruction set configurability for system-on-chip processors," in Proc. Design Automation Conf., June 2001, pp. 184-188.
3. Xtensa Microprocessor [Online]. Available: http://www.tensilica.com.
4. ARCtangent Processor [Online]. Available: http://www.arc.com.
5. Jazz DSP [Online]. Available: http://www.improvsys.com.
6. SP-5flex DSP Core [Online]. Available: http://www.3dsp.com.
7. R. Sucher, "Carmel: A configurable long instruction word DSP core," in Microprocess. Forum, Oct. 1998.
8. LISATek Products [Online]. Available: http://www.coware.com.
9. J. A. Fisher, "Customized instruction sets for embedded processors," in Proc. Design Automation Conf., June 1999, pp. 253-257.
10. M. Breternitz Jr. and J. P. Shen, "Architecture synthesis of high-performance application-specific processors," in Proc. Design Automation Conf., June 1990, pp. 542-548.
11. R. Cloutier and D. E. Thomas, "Synthesis of pipelined instruction set processors," in Proc. Design Automation Conf., June 1993, pp. 583-588.
12. P. M. Athanas and H. F. Silverman, "Processor reconfiguration through instruction-set metamorphosis," IEEE Comput., vol. 26, pp. 11-18, Mar. 1993.
13. J. K. Adams and D. E. Thomas, "The design of mixed hardware/software systems," in Proc. Design Automation Conf., June 1996, pp. 515-520.
14. A. Kitajima, M. Itoh, J. Sato, A. Shiomi, Y. Takeuchi, and M. Imai, "Effectiveness of the ASIP design system PEAS-III in design of pipelined processors," in Proc. Asia South Pacific Design Automation Conf., Jan. 2001, pp. 649-654.
15. H. Choi, J. H. Yi, J.-Y. Lee, I.-C. Park, and C.-M. Kyung, "Exploiting intellectual properties in ASIP designs for embedded DSP software," in Proc. Design Automation Conf., June 1999, pp. 939-944.
16. A. Pyttel, A. Sedlmeier, and C. Veith, "PSCP: A scalable parallel ASIP architecture for reactive systems," in Proc. Design Automation Test Eur. Conf., Mar. 1998, pp. 370-376.
17. K. Buchenrieder, A. Pyttel, and C. Veith, "Mapping statechart models onto an FPGA-based ASIP architecture," in Proc. Eur. Design Automation Conf., Sept. 1996, pp. 184-189.
18. V. S. Lapinski, "Algorithms for compiler-assisted design space exploration of clustered VLIW ASIP datapaths," Ph.D. dissertation, Elect. and Comput. Eng. Dept., Univ. Texas, Austin, May 2001.
19. S. Aditya, B. R. Rau, and V. Kathail, "Automatic architectural synthesis of VLIW and EPIC processors," in Proc. Int. Symp. System-Level Synthesis, Nov. 1999, pp. 107-113.
20. W. Zhao and C. A. Papachristou, "An evolution programming approach on multiple behaviors for the design of application specific programmable processors," in Proc. Eur. Design Test Conf., Mar. 1996, pp. 144-150.
21. K. Kim, R. Karri, and M. Potkonjak, "Synthesis of application specific programmable processors," in Proc. Design Automation Conf., June 1997, pp. 353-358.
22. I.-J. Huang and A. M. Despain, "Generating instruction sets and microarchitectures from applications," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 391-396.
23. K. Kucukcakar, "An ASIP design methodology for embedded systems," in Proc. Int. Symp. Hardware/Software Codesign, May 1999, pp. 17-21.
24. H. Choi, J.-S. Kim, C.-W. Yoon, I.-C. Park, S. H. Hwang, and C.-M. Kyung, "Synthesis of application specific instructions for embedded DSP software," IEEE Trans. Comput., vol. 48, pp. 603-614, June 1999.
25. B. K. Holmer, "A tool for processor instruction set design," in Proc. Eur. Design Automation Conf., Sept. 1994, pp. 150-155.
26. I.-J. Huang and A. M. Despain, "Synthesis of instruction sets for pipelined microprocessors," in Proc. Design Automation Conf., June 1994, 1994, pp. 5-11.
27. J. Sato, A. Y. Alomary, Y. Honma, T. Nakata, A. Shiomi, N. Hikichi, and M. Imai, "PEAS-I: A hardware-software co-design system for ASIP development," IEICE Trans. Fundamentals Electron., Commun., Comput. Sci., vol. E77-A, no. 3, pp. 483-491, 1994.
28. J. van Praet, G. Goossens, D. Lanneer, and H. De Man, "Instruction set definition and instruction set selection for ASIPs," in Proc. Int. Symp. High-Level Synthesis, May 1994, pp. 11-16.
29. A. Y. Alomary, T. Nakata, Y. Honma, M. Imai, and N. Hikichi, "An ASIP instruction set optimization algorithm with functional module sharing constraint," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 526-532.
30. M. Gschwind, "Instruction set selection for ASIP design," in Proc. Int. Symp. Hardware/Software Codesign, May 1999, pp. 7-11.
31. M. Arnold and H. Corporaal, "Automatic detection of recurring operation patterns," in Proc. Int. Symp. Hardware/Software Codesign, May 1999, pp. 22-26.
32. C. Liem and P. Paulin, Compilation Techniques and Tools for Embedded Processor Architectures, in Hardware/Software Co-Design: Principles and Practice, J. Straunstrup and W. Wolf, Eds. Norwell, MA: Kluwer, 1997.
33. C. Liem, T. May, and P. Paulin, "Instruction-set matching and selection for DSP and ASIP code generation," in Proc. Eur. Design Automation Conf., Mar. 1994, pp. 31-37.
34. R. Leupers and P. Marwedel, "Instruction set extraction from programmable structures," in Proc. Eur. Design Automation Conf., Sept. 1994, pp. 156-160.
35. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon, "Exploiting data forwarding to reduce the power budget of VLIW embedded processors," in Proc. Design Automation Test Eur. Conf., Mar. 2001, pp. 252-257.
36. A. Kalambur and M. J. Irwin, "An extended addressing mode for low power," in Proc. Int. Symp. Low Power Electron. Design, Aug. 1997, pp. 208-213.
37. T. Ishihara and H. Yasuura, "A power reduction technique with object code merging for application specific embedded processors," in Proc. Design Automation Test Eur. Conf., Mar. 2000, pp. 617-623.
38. W. E. Dougherty, D. J. Pursley, and D. E. Thomas, "Subsetting behavioral intellectual property for low power ASIP design," J. VLSI Signal Process., vol. 21, no. 3, pp. 209-218, 1999.
39. J.-G. Cousin, O. Sentieys, and D. Chillet, "Multi-algorithm ASIP synthesis and power estimation for DSP applications," in Proc. Int. Symp. Circuits Syst., May 2000, pp. II/261-II/264.
40. C. Lee, J. Kin, M. Potkonjak, and W. H. Mangione-Smith, "Designing power efficient hypermedia processors," in Proc. Int. Symp. Low Power Electron. Design, Aug. 1999, pp. 276-278.
41. A. Abnous and J. Rabaey, "Ultra-low-power domain-specific multi-media processors," in Proc. VLSI Signal Process. IX, Oct. 1996.
42. C. Glokler and H. Meyr, "Power reduction for ASIPs: A case study," in Proc. Workshop Signal Process. Systems (SIPS), Sept. 2001, pp. 235-246.
43. B. W. Kernighan and R. Pike, The Practice of Programming. Menlo Park, CA: Addison-Wesley, 1999.
44. Aristotle Manual [Online]. Available: http://www.cc.gatech.edu/aristotle/.
45. Design Compiler [Online]. Available: http://www.synopsys.com.
46. D. A. Patterson and J. L. Hennessy, Computer Architecture: A Quantitative Approach. San Mateo, CA: Morgan Kaufman, 1989.
47. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York, NY: McGraw-Hill, 1994.
48. S. S. Muchnick, Advanced Compiler Design and Implementation. San Mateo, CA: Morgan Kaufmann Publishers, 1997.
49. CB-11 Cell-Based IC Product Family [Online]. Available: http://www.necel.com.
50. Wattwatcher Manual [Online]. Available: http://www.senteinc.com.