Instruction generation for hybrid reconfigurable systems

ACM Transactions on Design Automation of Electronic Systems

Volumn 7, Issue 4, 2002, Pages 605-627

  Kastner, R ^a   Kaplan, A ^b   Ogrenci Memik, S ^b   Bozorgzadeh, E ^b  

^a University of California   (United States)

^b University of California   (United States)

Author keywords

FPGA; High level synthesis; Reconfigurable computing

Indexed keywords

ALGORITHMS; DATA FLOW ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS; GRAPH THEORY; ITERATIVE METHODS;

RECONFIGURABLE SYSTEMS;

COMPUTER SYSTEMS;

EID: 0036826798     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/605440.605446     Document Type: Article

References (42)

1. ATHANAS, P. M. AND ABBOTT, A. L. 1995. Real-time image processing on a custom computing platform. Computer 28, 2, 16-25.
2. BOZORGZADEH, E., OGRENCI MEMIK, S., KASTNER, R., AND SARRAFZADEH, M. 2002a. Pattern selection: Customized block allocation for domain-specific programmable systems. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms.
3. BOZORGZADEH, B., OGRENCI MEMIK, S., KASTNER, R., AND SARRAFZADEH, M. 2002b. SPS: Strategically programmable system-fully automated architecture generation and application compilation. Tech. Rep. UCLA.
4. CADAMBI, S. AND GOLDSTEIN, S. C. 1999. CPR: A configuration profiling tool. In Proceedings of the Symposium on Field-Programmable Custom Computing Machines.
5. CALLAHAN, T. J., CHONG, P., DEHON, A., AND WAWRZYNEK, J. 1998. Fast module mapping and placement for datapaths in FPGAs. In Proceedings of the International Symposium on Field Programmable Gate Arrays.
6. CALLAHAN, T. J., HAUSER, J. R., AND WAWRZYNEK, J. 2000. The Garp architecture and C compiler. Computer 33, 4, 62-69.
7. CHOWDHARY, A., KALE, S., SARIPELLA, P., SEHGAL, N., AND GUPTA, R. 1998. A general approach for regularity extraction in datapath circuits. In Proceedings of the International Conference on Computer-Aided Design.
8. COMPTON, K. AND HAUCK, S. 2001. Totem: Custom reconfigurable array generation. In Proceedings of the Symposium on FPGAs for Custom Computing Machines Conference.
9. COMPTON, K., SHARMA, A., PHILLIPS, S., AND HAUCK, S. 2002. Flexible routing architecture generation for domain-specific reconfigurable subsystems. In Proceedings of the International Symposium on Field Programmable Logic and Applications.
10. CORAZAO, M. R., KHALAF, M. A., GUERRA, L. M., POTKONJAK, M., AND RABAEY, J. M. 1996. Performance optimization using template mapping for datapath-intensive high-level synthesis. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 15, 8, 877-888.
11. DEHON, A. 1996. DPGA utilization and application. In Proceedings of the International Symposium on Field Programmable Gate Arrays.
12. EBELING, C., CRONQUIST, D. C., AND FRANKLIN, P. 1996. RaPiD-reconfigurable pipelined datapath. In Proceedings of the Workshop on Field-Programmable Logic and Applications.
13. EBELING, C. AND ZAJICEK, O. 1983. Validating VLSI circuit layout by wirelist comparison. In Proceedings of the International Conference on Computer-Aided Design.
14. EDWARDS, S. A. 2002. An Esterel compiler for large control-dominated systems. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 21, 2, 169-183.
15. GAJSKI, D. D., ZHU, J., DÖMER, R., GERSTLAUSER, A., AND ZHOA, S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic, Boston.
16. GAREY, M. R. AND JOHNSON, D. S. 1979. Computers and intractability. A guide to the theory of NP-completeness.
17. GIRAULT, A., BILUNG, L., AND LEE, E. A. 1999. Hierarchical finite state machines with multiple concurrency models. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 18, 6, 742-760.
18. GOKHALE, M., HOLMES, W., KOPSER, A., LUCAS, S., MINNICH, R., SWEELY, D., AND LOPRESTI, D. 1991. Building and using a highly parallel programmable logic array. Computer 24, 1, 81-89.
19. GOLDSTEIN, S. C., SCHMIT, H., BUDIU, M., CADAMBI, S., MOE, M., AND TAYLOR, R. R. 2000. PipeRench: A reconfigurable architecture and compiler. Computer 33, 4, 70-77.
20. GONZALEZ, R. E. 2000. Xtensa: A configurable and extensible processor. IEEE Micro 20, 2, 60-70.
21. GROTKER, T. 2002. System Design with SystemC. Kluwer Academic, Boston.
22. HALL, M. W., ANDERSON, J. M., AMARASINGHE, S. P., MURPHY, B. R., SHIH-WEI, L., BUGNION, E., AND LAM, M. S. 1996. Maximizing multiprocessor performance with the SUIF compiler. Computer 29, 12, 84-89.
23. HAUCK, S., FRY, T. W., HOSLER, M. M., AND KAO, J. P. 1997. The Chimaera reconfigurable functional unit. In Proceedings of the Symposium on Field-Programmable Custom Computing Machines.
24. KAHRS, M. 1986. Matching a parts library in a silicon compiler. In Proceedings of the International Conference on Computer-Aided Design.
25. KASTNER, R., BOZORGZADEH, E., OGRENCI MEMIK, S., AND SARRAFZADEH, M. 2002. Compiler techniques for system synthesis optimization, Tech. Rep. UCLA.
26. KASTNER, R., OGRENCI MEMIK, S., BOZORGZADEH, E., AND SARRAFZADEH, M. 2001. Instruction generation for hybrid reconfigurable systems. In Proceedings of the International Conference on Computer Aided Design.
27. KEUTZER, K. 1987. DAGON: Technology binding and local optimization by DAG matching. In Proceedings of the Design Automation Conference.
28. LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. H. 1997. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture.
29. MAHLKE, S. A., HANK, R. E., McCORMICK, J. E., AUGUST, D. I., AND HWU, W. W. 1995. A comparison of full and partial predicated execution support for ILP processors. In Proceedings of the International Symposium on Computer Architecture.
30. MAHLKE, S. A., LIN, D. C., CHEN, W. Y., HANK, R. E., AND BRINGMANN, R. A. 1992. Effective compiler support for predicated execution using the hyperblock. In Proceedings of the International Symposium on Microarchitecture.
31. MEHRA, R. AND RABAEY, J. 1996. Exploiting regularity for low-power design. In Proceedings of the International Conference on Computer-Aided Design.
32. MICALI, S. AND VAZIRANI, V. V. 1980. An O(√|V∥E|) algorithm for finding maximum matching in general graphs. In Proceedings of the Symposium on Foundations of Computer Science.
33. NOTE, S., GEURTS, W., CATTHOOR, F., AND DE MAN, H. 1991. Cathedral-III: architecture-driven high-level synthesis for high throughput DSP applications. In Proceedings of the Design Automation Conference.
34. OGRENCI MEMIK, S., BOZORGZADEH, E., KASTNER, R., AND SARRAFZADEH, M. 2001a. Strategically programmable systems. In Proceedings of the Reconfigurable Architecture Workshop.
35. OGRENCI MEMIK, S., BOZORGZADEH, E., KASTNER, R., AND SARRAFZADEH, M. 2001b. A super-scheduler for embedded reconfigurable systems. In Proceedings of the International Conference on Computer Aided Design.
36. PEIXIN, Z., MARTONOSI, M., ASHAR, P., AND MALIK, S. 1999. Using configurable computing to accelerate Boolean satisfiability. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 18, 6, 861-868.
37. RAO, D. S. AND KURDAHI, F. J. 1993. On clustering for maximal regularity extraction. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 12, 8, 1198-1208.
38. SCHREIBER, R., ADITYA, S., RAU, B. R., KATHAIL, V., MAHLKE, S., ABRAHAM, S., AND SNIDER, G. 2000. High-level synthesis of nonprogrammable hardware accelerators. In Proceedings of the International Conference on Application-Specific Systems, Architectures, and Processors.
39. SIDHU, R. P. S., MEI, A., AND PRASANNA, V. K. 1999. String matching on multicontext FPGAs using self-reconfiguration. In Proceedings of the International Symposium on Field Programmable Gate Arrays.
40. SMITH, M. D. AND HOLLOWAY, G. An introduction to machine SUIF and its portable libraries for analysis and optimization. Tech. Rep., Division of Engineering and Applied Sciences, Harvard University.
41. TAI, L., KNAPP, D., MILLER, R., AND MACMILLEN, D. 1995. Scheduling using behavioral templates. In Proceedings of the Design Automation Conference.
42. TAYLOR, M. B., KIM, J., MILLER, J., WENTZLAFF, D., GHODRAT, F., GREENWALD, B., HOFFMAN, H., JOHNSON, P., LEE, J.-W., LEE, W., MA, A., SARAF, A., SENESKI, M., SHNIDMAN, N., STRUMPEN, V., FRANK, M., AMARASINGHE, S., AND AGARWAL, A. 2002. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro 22, 2, 25-35.