A linear complexity algorithm for the automatic generation of convex multiple input multiple output instructions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4419 LNCS, Issue , 2007, Pages 130-141

  Galuzzi, Carlo ^a   Bertels, Koen ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; LINEAR EQUATIONS; PROBLEM SOLVING; SET THEORY;

DESIGN SPACE; INSTRUCTION SET EXTENSIONS PROBLEM; MULTIPLE INPUT MULTIPLE OUTPUT (MIMO);

TRANSCEIVERS;

EID: 34548101126     PISSN: 03029743     EISSN: 16113349     Source Type: Conference Proceeding    
DOI: 10.1007/978-3-540-71431-6_13     Document Type: Conference Paper

References (15)

1. Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.M.: The molen polymorphic processor. IEEE Trans. Comput. 53(11) (2004) 1363-1375
2. Alippi, C., Fornaciari, W., Pozzi, L., Sami, M.: A dag-based design approach for reconfigurable vliw processors. (In: Proceedings of DATE '99)
3. Cong, J., Fan, Y., Han, G., Zhang, Z.: Application-specific instruction generation for configurable processor architectures. (In: Proceedings of FPGA '04)
4. Atasu, K., Pozzi, L., Ienne, P.: Automatic application-specific instruction-set extensions under microarchitectural constraints. (In: Proceedings of DAC '03)
5. Yu, P., Mitra, T.: Scalable custom instructions identification for instruction-set extensible processors. (In: Proceedings of CASES '04)
6. Atasu, K., Dündar, G., Özturan, C.: An integer linear programming approach for identifying instruction-set extensions. (In: Proceedings of CODES+ISSS '05)
7. Galuzzi, C., Panainte, E.M., Yankova, Y., Bertels, K., Vassiliadis, S.: Automatic selection of application-specific instruction-set extensions. (In: Proceedings of CODES+ISSS '06)
8. Kastner, R., Kaplan, A., Memik, S.O., Bozorgzadeh, E.: Instruction generation for hybrid reconfigurable systems. ACM Trans. Des. Autom. Electron. Syst. 7(4) (2002) 605-627
9. Sun, F., Ravi, S., Raghunathan, A., Jha, N.K.: Synthesis of custom processors based on extensible platforms. (In: Proceedings of ICCAD '02)
10. Brisk, P., Kaplan, A., Kastner, R., Sarrafzadeh, M.: Instruction generation and regularity extraction for reconfigurable processors. (In: Proceedings of CASES '02)
11. Baleani, M., Gennari, F., Jiang, Y., Patel, Y., Brayton, R.K., SangiovanniVincentelli, A.: Hw/sw partitioning and code generation of embedded control applications on a reconfigurable architecture platform. (In: Proceedings of CODES '02)
12. Clark, N., Zhong, H., Mahlke, S.: Processor acceleration through automated instruction set customization. In: Proceedings of MICRO 36. (2003) 129
13. Goodwin, D., Petkov, D.: Automatic generation of application specific processors. (In: Proceedings of CASES '03)
14. Choi, H., Hwang, S.H., Kyung, C.M., Park, I.C.: Synthesis of application specific instructions for embedded dsp software. (In: Proceedings of ICCAD '98)
15. Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Mediabench: a tool for evaluating and synthesizing multimedia and communicatons systems. In: Proceedings of MICRO 30. (1997) 330-335