HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2002, Pages 151-156

  Baleani, Massimo ^a   Gennari, Frank ^a   Jiang, Yunjian ^a   Patel, Yatish ^a   Brayton, Robert K ^a   Sangiovanni Vincentelli, Alberto ^a  

^a PARADES   (Italy)

Author keywords

Code generation; CSoC; Hw sw co design

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL CONTROL SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; FINITE AUTOMATA; HIGH LEVEL LANGUAGES; RESPONSE TIME (COMPUTER SYSTEMS);

CODE GENERATION; CONFIGURABLE SYSTEM-ON-A-CHIP; EXTENDED FINITE STATE MACHINES; HARDWARE-SOFTWARE PARTITIONING;

COMPUTER ARCHITECTURE;

EID: 0036045933     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774814.774820     Document Type: Conference Paper

References (28)

1. Processor reconfiguration through instruction-set metamorphosis
2. HW/SW co-design of a multiple injection driver automotive subsystem using a configurable system-on-chip
3. A dancing lego mindstorms acrobot programmed in esterel
4. MVSIS
5. The GARP architecture and C compiler
6. IP-reusable 32-bit VLIW RISC core
7. Compiling esterel into sequential code
8. Semi-algebraic methods for multi-valued logic
9. MVSIS
10. Cronos: A separate compilation toolset for modular esterel applications
11. A decade of reconfigurable computing: A visionary perspective
12. The Chimaera reconfigurable functional unit
13. GARP: A mips processor with a reconfigurable coprocessor
14. Don't cares and multi-valued logic network minimization
15. Logic optimization and code generation for embedded control applications
16. Cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric
17. Hardware-software co-design of embedded reconfigurable architectures
18. Proceler. Soft instruction set architectures for embedded computing
19. PRISC software acceleration techniques
20. A software development tool chain for a reconfigurable processor
21. A cascade realization of multiple-output function for reconfigurable hardware
22. A quick safari in the reconfiguration jungle
23. A compiler directed approach to hiding configuration latency in Chameleon processors
24. Efficient compilation of Esterel for real-time embedded systems