Automatic application-specific instruction-set extensions under microarchitectural constraints

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 256-261

  Atasu, Kubilay ^a   Pozzi, Laura ^a   Lenne, Paolo ^a  

^a EPFL   (Switzerland)

Author keywords

ASIPs; Codesign; Customisable processors; Instruction set extensions

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; GRAPH THEORY;

CUSTOMIZABLE PROCESSORS;

PROGRAM PROCESSORS;

EID: 0042635850     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775897     Document Type: Conference Paper

References (18)

1. C. Alippi, W. Fornaciari, L. Pozzi, and M. Sami. A DAG based design approach for reconfigurable VLIW processors. In Proc. of the Design, Automation and Test in Europe Conf. and Exhibition, pages 778-79, Mar. 1999.
2. M. Arnold and H. Corporaal. Designing domain specific processors. In Proc. of the 9th Intl. Workshop on Hardware/Software Codesign, pages 61-66, Copenhagen, Apr. 2001.
3. M. Baleani, F. Gennari, Y. Jiang, Y. Pate, R. K. Brayton, and A. Sangiovanni-Vincentelli. HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform. In Proc. of the 10th Intl. Workshop on Hardware/Software Codesign, pages 151-56, Estes Park, Colo., May 2002.
4. F. Campi, R. Canegallo, and R. Guerrieri. IP-reusable 32-bit VLIW Rise core. In Proc. of the European Solid State Circuits Conf., pages 456-59, Villach, Austria, Sept. 2001.
5. H. Choi, J.-S. Kim, C.-W. Yoon, I.-C. Park, S. H. Hwang, and C.-M. Kyung. Synthesis of application specific instructions for embedded DSP software. IEEE Transactions on Computers, 48(6):603-14, June 1999.
6. P. Faraboschi, G. Brown, J. A. Fisher, G. Desoli, and F. Homewood. Lx: A technology platform for customizable VLIW embedded processing. In Proc. of the 27th Annual Intl. Symp. on Computer Architecture, pages 203-13, Vancouver, June 2000.
7. T. R. Halfhill. ARC Cores encourages "plug-ins". Microprocessor Report, 19 June 2000.
8. T. R. Halfhill. MIPS embraces configurable technology. Microprocessor Report, 3 Mar. 2003.
9. B. K. Holmer. Automatic Design of Computer Instruction Sets. Ph.D. thesis, University of California, Berkeley, Calif., 1993.
10. I.-J. Huang and A. M. Despain. Synthesis of application specific instruction sets. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-14(6):663-75, June 1995.
11. R. Kastner, A. Kaplan, S. Ogrenci Memik, and E. Bozorgzadeh. Instruction generation for hybrid reconfigurable systems. ACM Transactions on Design Automation of Embedded Systems (TODAES), 7(4), Oct. 2002.
12. B. Kastrup, A. Bink, and J. Hoogerbrugge. ConCISe: A compiler-driven CPLD-based instruction set accelerator. In Proc. of the 5th IEEE Symp. on Field-Programmable Custom Computing Machines, Napa Valley, Calif., Apr. 1999.
13. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems. In Proc. of the 30th Annual Intl. Symp. on Microarchitecture, pages 330-35, Research Triangle Park, N.C., Dec. 1997.
14. R. Razdan and M. D. Smith. A high-performance microarchitecture with hardware-programmable functional units. In Proc. of the 27th Intl. Symp. on Microarchitecture, pages 172-80, San Jose, Calif., Nov. 1994.
15. M. D. Smith and G. Holloway. An Introduction to Machine SUIF and its Portable Libraries for Analysis and Optimization. Harvard University, Cambridge, Mass., 2000.
16. J. Van Praet, G. Goossens, D. Lanneer, and H. De Man. Instruction set definition and instruction selection for ASIPs. In Proc. of the 7th Intl. Symp. on High-Level Synthesis, pages 11-16, 1994.
17. A. Wang, E. Killian, D. Maydan, and C. Rowen. Hardware/software instruction set configurability for system-on-chip processors. In Proc. of the 38th Design Automation Conf., pages 184-88, Las Vegas, Nev., June 2001.
18. Z. A. Ye, A. Moshovos, S. Hauck, and P. Banerjee. CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In Proc. of the 27th Annual Intl. Symp. on Computer Architecture, pages 225-35, Vancouver, June 2000.