Hardware/software co-design

Proceedings of the IEEE

Volumn 85, Issue 3, 1997, Pages 349-365

  De Micheli, Giovanni ^a,b,c,d  

^a STANFORD UNIVERSITY   (United States)

^b Irvine   (United States)

^c INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTER SYSTEMS PROGRAMMING; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS;

HARDWARE SOFTWARE CODESIGN; MEMORY ARRAYS;

COMPUTER SYSTEMS;

EID: 0031101696     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.558708     Document Type: Article

References (120)

1. T. Agerwala, "Microprogramming optimization: A survey," IEEE Trans. Computers, vol. C-25, pp. 962-973, Oct. 1976.
2. A. Aho, R. Sethi, and J. Ullman, Compilers: Principles, Techniques and Tools. Reading, MA: Addison-Wesley, 1988.
3. A. Alomary, T. Nakata, Y. Honma, M. Imai, and N. Hikichi, "An ASIP instruction set optimization algorithm with functional module sharing constraints," in Proc. ICCAD, 1993, pp. 526-532.
4. S. Antoniazzi, A. Balboni, W. Fornaciari, and D. Sciuto, "HW/SW codesign for embedded telecom systems," in Proc. ICCD, 1994, pp. 278-281.
5. R. Amerson, R. Carter, W. B. Culberttson, P. Kuekes, and G. Snider, 'Teramac-configurable custom computing," in FPGA's for Custom Computing Machines, Apr. 1995.
6. G. Araujo, S. Malik, and M Lee, "Using register-transfer paths in code generation for heterogeneous memory-register architectures," in Proc. DAC, 1996, pp. 591-596.
7. J. Babb, R. Tessier, and A. Agarwal, "Virtual wires: Overcoming pin limitations in FPGA-based logic emulators," in Proc. IEEE Workshop on FPGA's for Custom Computing Machines, Apr. 1993.
8. A. Balboni, W. Fornaciari, and D. Sciuto, "Cosynthesis and cosimulation of control-dominated embedded systems," Design Automat. Embedded Syst., vol. 1, no. 3, pp. 257-289, July 1996.
9. E. Barros, W. Rosenstiel, and X. Xiong, "A method for partitioning UNITY language in hardware and software," in Proc. EURODAC, 1994, pp. 220-225.
10. D. Becker, R. Singh, and S. Tell, "An engineering environment for hardware-software co-simulation," in Proc. DAC, 1992, pp. 129-134.
11. A. Bender, "Design of an optimal loosely coupled heterogeneous multiprocessor system," in Proc. EDTC, 1996, pp. 275-281.
12. A. Benveniste and G. Berry, "The synchronous approach to reactive and real-time systems," Proc. IEEE, vol. 79, pp. 1270-1282, Sept. 1991.
13. P. Bertin, D. Roncin, and J. Vuillemin, "Introduction to programmable active memories," in Systolic Array Processors, J. McCanny, J. McWhirter, and E. Schwartzlander, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1989.
14. N. Binh, M. Imai, A. Shiomi, and N. Hickichi, "A HW/SW partitioning algorithm for designing pipelined ASIP's with least gate counts," in Proc. DAC, 1996, pp. 527-532.
15. K. Buchenrieder, A. Sedelmeier, and C. Veith, "Industrial HW/SW codesign," in Hardware/Software Co-Design, G. De Micheli and M. Sami, Eds. Amsterdam: Kluwer, 1996, pp. 453-4166.
16. J. Cong and Y. Ding, "Combinational logic synthesis for LUT based field programmable gate arrays," TODAES, ACM Trans. Design Automat. Electron. Syst., vol. 1, no. 2, pp. 145-204, Apr. 1996.
17. I. Bolsens, H. De Man, B. Lin, K. van Rompaey, S. Vercautem, and D. Verkest, "Hardware-software codesign of digital telecommunication systems," Proc. IEEE, this issue, p. 391-418.
18. J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang, "Symbolic model checking: 1020 states and beyond," Informat, and Computation, vol. 98, no. 2, pp. 142-170, June 1992.
19. J. R. Burch, E. M. Clarke, D. E. Long, K. L. McMillan, and D. L. Dill, "Symbolic model checking for sequential circuit verification," IEEE Trans. CAD/ICAS, vol. 13, no. 4, pp. 401-424, Apr. 1994.
20. [20J D. Bursky, "Microcontroller design exploits reusable cores," Electron. Design, vol. 42, no. 6, pp. 53-68, Mar. 1994.
21. P. Cnou, E. Walkup, and G. Borriello, "Scheduling strategies in the co-synthesis of reactive real-time systems," IEEE Micro, vol. 14, no. 4, pp. 37-47, Aug. 1994.
22. P. Chou and G. Borriello, "Software scheduling in co-synthesis of reactive real-time systems," in Proc. DAC, 1994, pp. 1-4.
23. "Interval scheduling: Fine-grained code scheduling for embedded systems," in Proc. DAC, 1995.
24. P. Chou, R. Ortega, and G. Borriello, "The Chinook hardware/software co-design system," in Proc. ISSS, Cannes, France, 1995, pp. 22-27.
25. M. Chiodo, P. Giusto, A. Jurecska, H. Hsieh, L. Lavagno, and A. Sangiovanni, "A formal methodology for hardware/software co-design of embedded systems," IEEE Micro, vol. 14, no. 4, pp. 26-36, Aug. 1994.
26. M. Chiodo, D. Engels, P. Giusto, A. Jurecska, H. Hsieh, L. Lavagno, K. Suzuki, and A. Sangiovanni, "A case study in computer-aided co-design of embedded controllers," Design Automat. Embedded Syst., vol. 1, no. 2, pp. 51-67.
27. M. Cochran, "Using the rate monotonie analysis to analyze the schedulability of ADARTS real-time software design," in Int. Workshop on Hardn-are/Sofware Co-design, Sept. 1992.
28. H. de Garis, "Evolvable hardware," in Proc. Artificial Neur. Nets and Genetic Algorithms, Apr. 1993, pp. 441-449.
29. G. De Micheli and M. Sami, Hardware/Sofrtvare Co-Design. Amsterdam: Kluwer, 1996.
30. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
31. "Computer-aided hardware/software co-design," IEEE Micro, vol. 14, no. 4, pp. 10-16, Aug. 1994.
32. G. De Micheli, D. Ku, F. Mailhot, and T. Truong, "The olympus synthesis system for digital design," IEEE Design and Test, pp. 37-53, Oct. 1990.
33. E. D. Lagnese and D. Thomas, "Architectural partitioning for system level descriptions," in Proc. DAC, 1989, pp. 62-67.
34. T. Ebisuzaki et al., "GRAPE: Special purpose computer for classical many-body simulations," in Proc. Advances in Computing Techniques, 1994, pp. 218-231.
35. P. Eies, "VHDL system-level specification and partitioning in a hardware/software co-synthesis environment," Int. Workshop on Hardware/Solare Codesign, Sept. 1994, pp. 22-24.
36. S. Edward, L. Lavagno, E. Lee, and A. Sangiovanni, "Design of embedded systems: Formal models, validation and synthesis," Proc. IEEE, this issue, pp. 366-390.
37. R. Ernst, J. Henkel, and T. Benner, "Hardware-software cosynthesis for micro-controllers," IEEE Design and Test, pp. 64-75, Dec. 1993.
38. C. Feigel, "Processors aim at desktop video," Microprocess. Rep., vol. 8, no. 2, Feb. 1994.
39. D. Gajski, S. Narayan, F. Vahid, and J. Gong, Specification and Design of Embedded Systems. Englewood Cliffs, NJ: PrenticeHall, 1994.
40. D. Gajski, F. Vahid, and S. Narayan, "A system design methodology: Executable specification refinement," in Proc. EDAC, 1994, pp. 458-463.
41. M. Garey and D. Johnson, Computers and Intractability. New York: Freeman, 1979.
42. C. Gebotys and M. Elmasry, Optimal VLSI Architectural Synthesis. Amsterdam: Kluwer, 1992.
43. G. Goossens, P. G. Paulin, J. Van Praet, D. Lanncer, W. Guerts, A. Kifli, and C. Liem, "Embedded software in real-time signal processing systems: Design technologies," Proc. IEEE, this issue, pp. 436-454.
44. J. Green, E. Hamdy, and S. Beal, "Antifuse field programmable gate arrays," Proc. IEEE, vol. 81, pp. 1041-1056, July 1993.
45. R. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded Systems. Amsterdam: Kluwer, 1995.
46. R. Gupta, C. Coelho, and G. De Micheli, "Synthesis and simulation of digital systems containing interacting hardware and software components," in Proc. DAC, 1992, pp. 225-230.
47. R. Gupta and G. De Micheli, "System co-synthesis for digital systems," IEEE Design and Test, vol. 10, no. 3, pp. 29-41, Sept. 1993.
48. "A co-synthesis approach to embedded system design automation," Design Automat, for Embedded Svst., vol. 1, nos. 1-2, pp. 69-120, Jan. 1996.
49. R. Gupta, C. Coelho, and G. De Micheli, "Program implementation schemes for hardware-software systems," IEEE Computer, pp. 48-55, Jan. 1994.
50. L. Hafer and A. Parker, "Automated synthesis of digital hardware," IEEE Trans. Computers, vol. C-31, no. 2, Feb. 1982.
51. D. Harel, A. Pneuli, J. Schmidt, and R. Sherman, "Statecharts: A visual formalism for complex systems," Sci. Computer Programming, no. 8, pp. 231-274, 1987.
52. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach. San Francisco: Morgan Kaufmann, 1990.
53. M. Heinrich, D. Ofelt, M. A. Horowitz, and J. Hennessy, "Hardware/software co-design of the Stanford FLASH multiprocessor," Proc. IEEE, this issue, p. 455-466.
54. M. Horowitz and K. Keutzer, "Hardware-software co-design," in Proc. SASIMI, Nara, 1993, pp. 5-14.
55. B. Holmer, "A tools for processor instruction set design," in Proc. DAC, 1994, pp. 150-155.
56. X. Hu, J. D'Ambrosio, and D.-L. Tang, "Codesign architectures for automotive powcrtrain modules," IEEE Micro, vol. 14, no. 4, pp. 17-25, Aug. 1994.
57. 1. Huang and A. Despain, "High-level synthesis of pipelined instruction set processors and back-end compilers," in Proc. DAC, 1992, pp. 135-140.
58. "Hardware/software resolution of pipeline hazards in pipeline synthesis of instruction set processors," in Proc. 1CCAD, 1993, pp. 594-599.
59. "Synthesis of instruction sets for pipelined microprocessors," in Proc. DAC, 1994, pp. 5-11.
60. T.-Y. Huang, "Worst-case timing analysis of concurrently executing DMA I/O and programs," Ph.D. dissertation, Univ. Illinois, Dept. Computer Sci., Sept. 1996.
61. T. Ismail and A. Jerraya, "Synthesis steps and design models for codesign," IEEE Computer, no. 2, pp. 44-52, Feb. 1995.
62. T. Ismail, K. O'Brien, and A. Jerraya, "Interactive systemlevel partitioning with PARTIF," in Proc. EDAC, Feb. 1994, pp. 464-468.
63. A. Jantasch, P. Ellervee, J. Oberg, A. Hemani, and H. Tenhunen, "Hardware/software partitioning and minimizing memory interface traffic," in Proc. EURODAC, 1994, pp. 226-231.
64. A. Kalavade and E. Lee, "A hardware-software co-design methodology for DSP applications," IEEE Design and Test, vol. 10, no. 3, pp. 16-28, Sept. 1993.
65. "A global criticality/Iocal phase driven algorithm for the constrained hardware/software partitioning problem," in 3rd Int. Workshop on Hardware/Software Codesign, Sept. 1994, pp. 42-48.
66. D. Knapp, Behavioral Synthesis. Englewood Cliffs, NJ: Prentice-Hall, 1996.
67. D. Ku and G. De Micheli, "Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits," IEEE Trans. CAD/ICAS, June 1992, pp. 696-718.
68. K. Kucukcakar and A. Parker, "CHOP: A constraint-driven system-level partitioner," in Proc. DAC, 1991, pp. 514-519.
69. D. Lanneer, J. Van Praet, A. Kifii, K. Schoofs, VV. Guerts, F. Thoen, and G. Goossens, "CHESS: Retargetable code generation for embedded DSP processors," in Code Generators for Embedded Processors, P. Marwedel and G. Goossens, Eds. Amsterdam: Kluwer, 1995.
70. T. Ly, D. Knapp, R. Miller, and D. MacMillen, "Scheduling withing behavioral templates," in Proc. DAC, 1995, pp. 101-106.
71. S. Liao, K. Keutzer, S. Tjiang, and A. Wang, "Code optimization techniques for embedded DSP microprocessors," in DAC Proc. Design Automat. Conf., 1995, pp. 599-604.
72. Y.-T. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in Proc. DAC, 1995, pp. 456-461.
73. Y.-T. Li, S. Malik, and A. Wolfe, "Performance estimation of embedded software with instruction cache modeling," in Proc. ICCAD, Nov. 1995, pp. 380-387.
74. S. Liao, K. Keutzer, K. Keutzer, and S. Tjiang, "Instruction set selection using binate covering for code size optimization," in Proc. ICCAD, 1995, pp. 393-399.
75. C. Liem, T. May, and P. Paulin, "Instruction-set matching and selection for DSP and ASIP code generation," in Proc. Europe. Design and Test Conf., 1994, pp. 31-37.
76. C. L. Liu and J. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. ACM, vol. 20, pp. 44-61, Jan. 1973.
77. J. Madsen and J. P. Brage, "Codesign analysis of a computer graphics application," Design Automat, for Embedded Syst., vol. 1,-pp. 121-145, 1996.
78. D. Mange, M. Goeke, D. Madon, A. Stauffer, G. Tempesti, and S. Durand, "Embryonics: A new family of coarse-grained FPGA's with self-repair and self-reproducing properties," in Toward Evolvable Hardware, E. Sanchez and M. Tomassini, Eds. Amsterdam: Springer, 1996.
79. P. Marwedel and G. Goossens, Eds., Code Generators for Embedded Processors. Amsterdam: Kluwer, 1995.
80. P. Marwedel, "Tree-based mapping of algorithms to predefined structures," in Proc. ICCAD, 1993, pp. 586-593.
81. L. Maliniak, "Logic emulator meets the demands of CPU designers," Electron. Design, Apr. 1993.
82. A. Mok, P. Amerasinghe, M. Chen, and K. Tantisirivat, "Evaluating tight execution bounds of programs by annotations," in Proc. 6th IEEE Workshop on Real-Time Operating Syst. and Software, May 1989, pp. 272-279.
83. S. Narayan, F. Vahid, and D. Gajski, 'Translating system specifications to VHDL," in Proc. EDAC, 1991, pp. 390-394.
84. R. Niemann and P. Marwedel, "Hardware/software partitioning using integer programming," in Proc. EDTC, 1996, pp. 473-479.
85. S. Note, F. Chattoor, G. Goossens, and H. De Man, "Combined hardware selection and pipelining in high-level performance data-path design," IEEE Trans. CAD/ICAS, pp. 413-4423, Apr. 1992.
86. K. Olukotun, R. Helahel, J. Levitt, and R. Ramirez, "A software/hardware co-synthesis approach to digital system simulation," IEEE Micro., vol. 14, no. 4, pp. 48-58, Aug. 1994.
87. C.-Y. Park, "Predicting program execution times by analyzing static and dynamic program paths," J. Real-Time Syst., vol. 5, pp. 31-62, Mar. 1993.
88. P. Paulin, G. Goossens, C. Liem, M. Comero, and F. Nacabal, "Embedded software in real-time signal processing systems: Applications and architecture trends," Proc. IEEE, this issue, pp. 419-435.
89. P. Paulin, C. Liem, T. May, and S. Sutarwala, "Flexware: A flexible firmware development environment for embedded systems," in Code Generators for Embedded Processors, P. Marwedel and G. Goossens, Eds. Amsterdam: Kluwer, 1995.
90. "DSP design tool requirements for embedded systems: A telecommunications industrial perspective," J. VLSI Signal Process., no. 9, pp. 23-47, 1995.
91. D. Perry, VHDL. New York: McGraw-Hill, 1991.
92. J. Peterson and A. Silbershatz, Operating Systems Principles. Reading, MA: Addison-Wesley.
93. P. Puschner and C. Koza, "Calculating the maximum execution time of real-time programs," J. Real-Time Svst., vol. 1, pp. 159-176, Sept. 1989.
94. J. Rowson, "Hardware-software co-simulation," in Proc. Design Automat. Conf., 1994, pp. 439-4140.
95. J. Rozcnblit and K. Buchenrieder, Codesign: Computer-Aided Software/Hardware Engineering. Piscataway, NJ: IEEE, 1995.
96. M. Saunas, B. Johnson, and H. Aylor, "Implementationindependent model of an instruction set architecture in VHDL," IEEE Design and Test, vol. 10, no. 3, pp. 42-55, Sept. 1993.
97. E. Sanchez and M. Tomassini, Toward Evolvable Hardware. Amsterdam: Springer, 1996
98. R. Saracco and P. Tilanus, "CC1TT SDL: Overview of the language and its applications," Computer Nehvorks and ISDN Syst., vol. 13, no. 2, pp. 65-74, 1987.
99. K. Shin and P. Ramanathan, "Real-time computing: A new discipline of computer science and engineering," Proc. IEEE, vol. 82, pp. 6-24, Jan. 1994.
100. P. Ramanathan and J. Stankovic, "Scheduling algorithms and operating system support for real-time systems," Proc. IEEE, vol. 82, pp. 55-67, Jan. 1994.
101. S. Agrawal and R. Gupta, "System partitioning using global data-flow," Univ. Illinois Memo. UIUC DCS, 1995.
102. A. Smailagic and D. Siewiorek, "A case-study in embedded system design: The VuMan2 wearable computer," IEEE Design and Test, vol. 10, no. 3, pp. 56-67, Sept. 1993.
103. M. B. Srivastava and R. W. Broderson, "Rapid-prototyping I of hardware and software in a unified framework," in Proc. ICCAD, 1991, pp. 152-155.
104. J. Stankovich, M. Spuri, M. Di Natale, and C. Buttazzo, "Implications of classical scheduling results for real-time systems," IEEE Computer, vol. 28, no. 6, pp. 16-25.
105. M. Theissinger, P. Stravers, and H. Veit, "CASTLE: A design environment for co-design," in Proc. Int. Workshop on Hard-. ware/Software Co-Design, Grenoble, Sept. 1994, pp. 203-209.
106. D. Thomas, E. Lagnese, R. Walker, J. Nestor, J. Rajan, and R. Blackburn, Algorithmic and Register Transfer Level Synthesis: The System Architect's Workbench. New York: Kluwer, 1990.
107. D. Thomas and P. Moorby, The Verilog Hardware Description Language. New York: Kluwer, 1991.
108. D. Thomas, J. Adams, and H. Schmitt, "A model and methodology for hardware-software co-design," IEEE Design and Test, vol. 10, no. 3, pp. 6-15, Sept. 1993.
109. A. Timmer, M. Strik, J. van Meerbergen, and J. Jess, "Conflict modeling and instruction scheduling in code generation for inhouse DSP cores," in DAC Proc. Design Automat. Conf., 1995, pp. 593-598.
110. S. Trimberger, "A reprogrammable gate array and applications," Proc. IEEE, vol. 81, no. 7, pp. 1030-1041, July 1993.
111. [Ill] F. Vahid, J. Gong, and D. Gajski, "A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning," in Proc. EURODAC, 1994, pp. 214-219.
112. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, "Programmable active memories: Reconfigurable systems come of age," IEEE Trans. VLSI, vol. 4, no. 2, pp. 56-69, Mar. 1996.
113. A. Wenban, J. O'Leary, and G. Brown, "Codesign of communication protocols" IEEE Computers, no. 12, pp. 46-52, Dec. 1993.
114. D. Verkest, K. van Romaey, I. Bolsen, and H. De man, "Co-ware-A design environment for heterogeneous hardware/software systems," Design Automat, for Embedded Syst., vol. 1, no. 4, pp. 357-386, Oct. 1996.
115. P. Willekens et al., "Algorithm specifications in DSP station using data flow language," DSP Applicat., vol. 3, no. 1, pp. 8-16, Jan. 1994.
116. M. Wolf and M. Lam, "A loop transformation theory and an algorithm to maximize parallelism," IEEE Trans. Parallel Disirib. Syst., vol. 2, no. 4, pp. 452-471, Oct. 1991.
117. W. Wolf and E. Frey, 'Tutorial on embedded system design," in Proc. ICCD, 1992, pp. 18-21.
118. W. Wolf, "Hardware-software co-design of embedded systems," Proc. IEEE, vol. 82, pp. 967-989, July 1994.
119. T.-Y. Yen and W. Wolf, "Communicating synthesis for distributed embedded systems," in Proc. 1CCAD, 1995, pp. 288-294.
120. N. Zhang, A. Bums, and M. Nicholson, "Pipelined processors and worst case execution times," J. Real-Time Syst., vol. 5, pp. 319-343, Oct. 1993.