Application specific datapath extension with distributed I/O functional units

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2007, Pages 551-556

  Pothineni, Nagaraju ^a   Kumar, Anshul ^a   Paul, Kolin ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFICS; DESIGN CHALLENGES; FUNCTIONAL UNITS; IDENTIFICATION ALGORITHMS; IDENTIFICATION APPROACHES; OPERATION CLUSTERS; SPEED-UP; SUBGRAPHS;

APPLICATIONS; COMPUTER PROGRAMMING LANGUAGES; DESIGN; DIGITAL SIGNAL PROCESSING; INTEGRATED CIRCUITS; PORTS AND HARBORS;

EMBEDDED SYSTEMS;

EID: 47649098680     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2007.40     Document Type: Conference Paper

References (14)

1. D. Goodwin and D. Petkov, "Automatic generation of application specifi c processors," in CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, (New York, NY, USA), pp. 137-147, ACM Press, 2003.
2. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Synthesis of custom processors based on extensible platforms," in ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, (New York, NY, USA), pp. 641-648, ACM Press, 2002.
3. N. Clark, H. Zhong, and S. Mahlke, "Processor acceleration through automated instruction set customization," in MICRO 36: Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, (Washington, DC, USA), p. 129, IEEE Computer Society, 2003.
4. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application-specifi c instruction-set extensions under microarchitectural constraints," Int. J. Parallel Program., vol. 31, no. 6, pp. 411-428, 2003.
5. R. Kastner, A. Kaplan, S. O. Memik, and E. Bozorgzadeh, "Instruction generation for hybrid reconfi gurable systems," ACM Trans. Des. Autom. Electron. Syst., vol. 7, no. 4, pp. 605-627, 2002.
6. R. E. Gonzalez, "Xtensa -A confi gurable and extensible processor," IEEE Micro, vol. 20, pp. 60-70, /2000.
7. S. Rixner, W. Dally, B. Khailany, P. Mattson, U. Kapasi, and J. Owens, "Register Organization for Media Processing," in International Symposium on High Performance Computer Architecture (HPCA), (Toulouse, France), January 2000.
8. H. Choi, S. H. Hwang, C-M. Kyung, and I.-C. Park, "Synthesis of application specifi c instructions for embedded dsp software," in ICCAD 98: Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, (New York, NY, USA), pp. 665-671, ACM Press, 1998.
9. M. Arnold and H. Corporaal, "Designing domain-specifi c processors," in CODES '01: Proceedings of the ninth international symposium on Hardware/software codesign, (New York, NY, USA), pp. 61-66, ACM Press, 2001.
10. P. Biswas, V. Choudhary, K. Atasu, L. Pozzi, P. Ienne, and N. Dutt, "Introduction of local memory elements in instruction set extensions," in DAC '04: Proceedings of the 41st annual conference on Design automation, (New York, NY, USA), pp. 729-734, ACM Press, 2004.
11. L. Pozzi and P. Ienne, "Exploiting pipelining to relax register-file port constraints of instruction-set extensions," in CASES '05: Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, (New York, NY, USA), pp. 2-10, ACM Press, 2005.
12. G. D. Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
13. B. K. Dwivedi, A. Kejariwal, M. Balakrishnan, and A. Kumar, "Rapid resource-constrained hardware performance estimation," in International Workshop on Rapid System Prototyping (RSP06), (Greece), June 2006.
14. Y. Guo, G. J. Smit, H. Broersma, and P. M. Heysters, "A graph covering algorithm for a coarse grain reconfi gurable system," in LCTES '03: Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, (New York, NY, USA), pp. 199-208, ACM Press, 2003.