Automatic selection of application-specific instruction-set extensions

CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis

Volumn , Issue , 2006, Pages 160-165

  Galuzzi, Carlo ^a   Panainte, Elena Moscu ^a   Yankova, Yana ^a   Bertels, Koen ^a   Vassiliadis, Stamatis ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

HW SW codesign; Instruction set extension; Reconfigurable computing

Indexed keywords

COMPUTER HARDWARE; CONSTRAINT THEORY; OPTIMAL SYSTEMS; PROBLEM SOLVING;

APPLICATION-SPECIFIC INSTRUCTIONS; EFFICIENT SOLVERS; ILP PROBLEM; INSTRUCTION-SET EXTENSION; RECONFIGURABLE COMPUTING;

ALGORITHMS;

EID: 34547236616     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176254.1176293     Document Type: Conference Paper

References (15)

1. C. Alippi, W. Fornaciari, L. Pozzi, and M. Sami. A DAG-Based Design Approach for Reconfigurable VLIW Processors. In Proceedings of DATE 1999, pages 778-779, Munich, Germany, March 1999.
2. M. Arnold and H. Corporaal. Design Domain Specific Processors. In Proceedings of the 9th International Workshop on Hardware/Software CoDesign, pages 61-66, April 2001.
3. K. Atasu, G. Dündar, and C. Özturan. An Integer Linear Programming Approach for Identifying Instruction-Set Extensions. In Proceedings of CODES+ISSS'05, pages 172-177, New Jersey, USA, September 2005.
4. K. Atasu, L. Pozzi, and P. Ienne. Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints. In Proceedings of 40th DAC, pages 256-261, Anaheim, California, June 2003.
5. M. Baleani, F. Gennari, Y. Jiang, Y. Pate, R. K. Brayton, and A. Sangiovanni-Vincentelli. HW/SW Partitioning and Code Generation of Embedded Control Application on a. Reconfigurable Architecture Platform. In Proceedings of the 10th International Workshop on Hardware/Software Codesign, pages 151-156, Estes Park, Colo., May 2002.
6. P. Brisk, A. Kaplan, R. Kastner, and M. Sarrafzadeh. Instruction Generation and Regularity Extraction for Reconfigurable Processors. In Proceedings of CASES 2002, pages 262-269, Grenoble, France, 2002.
7. H. Choi, J. S. Kim, C. W. Yoon, I. C. Park, S. H. Hwang, and C. M. Kyung. Synthesis of Application Specific Instructions for Embedded DSP Software. IEEE Transactions on Computers, 48(6):603-614, June 1999.
8. N. Clark, H. Zhong, and S. Mahlke. Processor Acceleration Through Automated Instruction Set Customization. In Proceedings of the 36th MICRO, pages 129-140, December 2003.
9. J. Cong, Y. Fan, G. Han, and Z. Zhang. Application Specific Instruction Generation for Configurable Processor Architectures. In Proceedings of FPGA '04, pages 183-189, Monterey, California, February 2004.
10. D. Goodwin and D. Petkov. Automatic Generation of Application Specific Processors. In Proceedings of CASES'03, pages 137-147, San Jose, California, 30 Oct. - 1 Nov. 2003.
11. R. Kastner, A. Kaplan, S. O. Memik, and E. Bozorgzadeh. Instruction Generation for Hybrid Reconfigurable System. ACM Transactions on Design Automation of Embedded Systems, 7(4): 605-627, October 2002.
12. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia, and Communicatons Systems. In International Symposium on Microarchitecture, pages 330-335, 1997.
13. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Synthesis of Custom Processors Based on Extensible Platforms. Proceedings of ICCAD 2002, pages 641-648, November 2002.
14. S. Vassiliadis, S. Wong, G. N. Gaydadjiev, K. Bertels, G. Kuzmanov, and E. M. Panainte. The Molen Polymorphic Processor. IEEE Transactions on Computers, 53(11):1363- 1375, November 2004.
15. P. Yu and T. Mitra. Scalable Custom Instructions Identification for Instruction-Set Extensible Processors. In Proceedings of CASES'04, pages 69-78, 2004.