Automatic selection of application-specific reconfigurable processor extensions

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 1214-1219

  Wolinski, Christophe ^a   Kuchcinski, Krzysztof ^b  

^a UNIVERSITÉ DE RENNES 1   (France)

^b LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

SCHEDULING; TESTING;

APPLICATION EXECUTION; APPLICATION-SPECIFIC; APPLICATION-SPECIFIC PROCESSORS; AUTOMATIC SELECTION; COMPUTATIONAL PATTERNS; PARALLEL APPLICATIONS; PARALLEL INSTRUCTIONS; RECONFIGURABLE ARCHITECTURES.; RECONFIGURABLE PROCESSORS; RESOURCE-CONSTRAINED SCHEDULING; TIME-CONSTRAINED;

INDUSTRIAL ENGINEERING;

EID: 49749153429     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484844     Document Type: Conference Paper

References (15)

1. M. Arnold and H. Corporaal. Designing domain specific processors. In Proceedings of the 9th International Workshop on Hardware/Software CoDesign, pages 61-66, Copenhagen, April 2001.
2. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instructionset extensions under microarchitectural constraints. In 40th Design Automation Conference (DAC), 2003.
3. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi, and P. Ienne. ISEGEN: Generation of high-quality instruction set extensions by iterative improvement. In 42nd Design Automation Conference (DAC), 2005.
4. N. Clark, H. Zong, and S. Mahlke. Processor acceleration through automated instruction set customization. In 36th Annual International Symposium on Microarchitecture, 2003.
5. Y. Guo. Mapping applications to a coarse-grained reconfigurable architecture. In PhD Thesis, University of Twent, Eindhoven, Netherlad, Sept. 8, 2006.
6. Y. Guo, G. Smit, H. Broersma, and P. Heysters. A graph covering algorithm for a coarse grain reconfigurable system. In Languages, Compilers, and Tools for Embedded Systems (LCTES'03), San Diego, California, June 11-13, 2003.
7. R. Kastner, A. Kaplan, S. O. Memik, and E. Bozorgzadeh. Instruction generation for hybrid reconfigurable systems. ACM Trans. Des. Autom. Electron. Syst., 7(4), 2002.
8. K. Kuchcinski. Constraints-driven scheduling and resource assignment. ACM Transactions on Design Automation of Electronic Systems (TODAES), 8(3):355-383, July 2003.
9. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communicatons systems. In International Symposium on Microarchitecture, pages 330-335, 1997.
10. R. Leupers, K. Karuri, S. Kraemer, and M. Pandey. A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In DATE, 2006.
11. A. Peymandoust, L. Pozzi, P. Ienne, and G. De Micheli. Automatic instruction set extension and utilization for embedded processors. In ASAP, 2003.
12. G. Wang, W. Gong, and R. Kastner. System level partitioning for programmable platforms using the ant colony optimization. In International Workshop on Logic & Synthesis (IWLS'04), Temecula, California, June 2-4, 2004.
13. C. Wolinski and K. Kuchcinski. Computation patterns identification for instruction set extensions implemented as reconfigurable hardware. In ERSA'2007, The International Conference on Engineering of Reconfigurable Systems and Algorithms, Las Vegas, Nevada, USA, June 25-28, 2007.
14. C. Wolinski and K. Kuchcinski. Identification of application specific instructions based on sub-graph isomorphism constraints. In IEEE 18th Intl. Conference on Application-specific Systems, Architectures and Processors, Montréal, Canada, July 8-11, 2007.
15. C. Wolinski, K. Kuchcinski, and A. Postula. UPaK: Abstract unified pattern based synthesis kernel for hardware and software systems. In Materials of the University Booth at DATE 2007, Nice, France, Apr.16-20, 2007.