Exploiting forwarding to improve data bandwidth of instruction-set extensions

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 43-48

  Jayaseelan, Ramkumar ^a   Liu, Haibin ^a   Mitra, Tulika ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Data forwarding; Instruction set extensions

Indexed keywords

BANDWIDTH; COMPUTER SOFTWARE; ELECTRONIC DATA INTERCHANGE; PROGRAM COMPILERS; REDUCED INSTRUCTION SET COMPUTING;

DATA BANDWIDTH; DATA FORWARDING; INSTRUCTION-SET EXTENSIONS; MULTIPLE INPUT OPERANDS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 34547233815     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146924     Document Type: Conference Paper

References (16)

1. K. Atasu, L. Pozzi, and P. Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In DAC, 2003.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2), 2002.
3. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In MICRO, 2003.
4. J. Cong et al. Instruction set extension with shadow registers for configurable processors. In FPGA, 2005.
5. J. Cong, G. Han, and Z. Zhang. Architecture and compilation for data bandwidth improvement in configurable embedded processors. In ICCAD, 2005.
6. Altera Corp. Nios processor reference handbook.
7. R. E. Gonzalez. Xtensa: A configurable and extensible processor. IEEE Micro, 20(2), 2000.
8. M. R. Guthausch et al. Mibench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization, 2001.
9. Xilinx Inc. Microblaze soft processor core.
10. R. Jayaseelan, H. Liu, and T. Mitra. Exploiting forwarding to improve the data bandwidth of instruction-set extensions. Technical Report TRB5/06, School of Computing, National University of Singapore, 2006.
11. R. Kastner et al. Instruction generation for hybrid reconfigurable systems. ACM Transaction on Design Automation of Electronic Systems, 7(2), 2002.
12. D. Paterson and J. Hennessey. Computer Organization and Design: The Hardware/Software Interface. Morgan Kaufmann, 3rd edition, 2004.
13. L. Pozzi and P. Ienne. Exploiting pipelining to relax register-file port constraints of instruction-set extensions. In CASES, 2005.
14. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An integrated cache timing, power and area model. Technical Report 2001/2, Compaq Computer Corporation, 2001.
15. P. Yu and T. Mitra. Characterizing embedded applications for instruction-set extensible processors. In DAC, 2004.
16. P. Yu and T. Mitra. Scalable custom instructions identification for instruction-set extensible processors. In CASES, 2004.