From ASIC to ASIP: The next design discontinuity

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 84-90

  Keutzer, Kurt ^a   Malik, Sharad ^a   Newton, A Richard ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Application specific instruction set processors; Application specific integrated circuits; ASIC; ASIP; Design methodology; Programmable platforms

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; DELAY CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LOGIC DESIGN; PROGRAM DEBUGGING;

APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS; DEEP SUBMICRON EFFECTS; DESIGN METHODOLOGY; PROGRAMMABLE PLATFORMS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0036398199     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (27)

1. P. Paulin, "What is the Next EDA Driver?" Panel at the Design Automation Conference, 2002.
2. International Technology Roadmap for Semiconductors (ITRS), 1999. http://public.itrs.net/Files/1999_SIA_Roadmap/Design.pdf
3. International Technology Roadmap for Semiconductors (ITRS), 2001. http://public.itrs.net/Files/20011TRS/Design.pdf
4. N. Shah and K. Keutzer, "Network Processors: Origin of the Species," In Proceedings of ISCIS XVII, The Seventeenth International Symposium on Computer and Information Sciences, 2002.
5. Cisco Systems, "Parallel eXpress Forwarding in the Cisco 10000 Edge Service Router", White Paper, October 2000.
6. EZchip Technologies "Network Processor Design for Next-Generation Networking Equipment", White paper, December 1999.
7. SiTera Corp, "PRISM IQ2000", Product Brief, February 2000.
8. Thomas Eklund (Xelerated Packet Devices), "The World's First 40Gbps (OC-768) Network Processor", Presentation, Network Processor Forum, June 2001.
9. Rupan Roy (Cognigine), "A Monolithic Packet Processing Architecture Monolithic Packet Processing Architecture", Presentation, Network Processor Forum, June 2001.
10. Intel Corp., "Intel IXP1200 Network Processor", Product Datasheet, December 2001.
11. IBM Corp, "IBM Network Processor (IBM32NPR161EPXCAC100)", Product Overview, November 1999.
12. Bob Gelinas, Paul Alexander, Charlie Cheng, W. Patrick Hays, Ken Virgile, William J. Dally (Letra), "NVP: A Programmable OC-192c Powerplant", Presentation, Network Processor Forum, June 2001.
13. Agere, "PayloadPlus Routing Switch Processor", Preliminary Product Brief, Lucent Technologies, Microelectronics Group, April 2000.
14. BRECIS Communications, "MSP5000 Multi-Service Processor", Product Brief, May 2001.
15. Improv Systems DSP Architecture: http://www.improvsys.com/Architecture/JazzPSAArchitecture.cfm
16. Narendra Sankar (Clearwater Networks), "CNP810™ Network Service Processor Family", Presentation, Network Processor Forum, June 2001.
17. Vitesse Semiconductor Corp., "IQ2200 VSC2232 Network Processor", Preliminary Data Sheet, 2001.
18. Motorola Corporation, "Motorola C-5 DCP Architecture Guide", 2001.
19. M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, J. Rabaey "Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System," Journal of VLSI Signal Processing, 2000.
20. Morphics Technology Inc., http://www.morphics.com/.
21. Quicksilver Technology Inc., http://www.qstech.com/.
22. Chameleon Sydstems Inc., San Jose, CA, "CS2000 Reconfigurable Communications Processor Product BRIEF" from http://www.chameleonsystems.com.
23. Z. Huang and S. Malik, "Exploiting Operation Level Parallelism Through Dynamically Reconfigurable Datapaths," In Proceedings of the 39th Design Automation Conference, June 2002.
24. The Gigascale Silicon Research Center: http://www.gigascale.org.
25. M. Tsai, C. Kulkarni, C. Sauer, N. Shah, K. Keutzer, "A Benchmarking Methodology for Network Processors", 1st Network Processor Workshop, 8th Int. Symposium on High Performance Computer Architectures (HPCA), Boston, MA, February 2002.
26. The Liberty Simulator Web Page: http://liberty.cs.princeton.edu.
27. S. Rajagoplan, M. Vachharajani and S. Malik, "Handling Irregular ILP Within Conventional VLIW Schedulers Using Artificial Resource Constraints," In Proceedings of CASES 2000, November 2000.