Computer architecture performance evaluation methods

Synthesis Lectures on Computer Architecture

Volumn 10, Issue , 2010, Pages 1-144

  Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

analytical modeling; architectural simulation; computer architecture; FPGA accelerated simulation; parallel simulation; performance evaluation; performance metrics; sampled simulation; statistical simulation; workload characterization

Indexed keywords

ACCELERATED SIMULATIONS; ANALYTICAL MODELING; ARCHITECTURAL SIMULATION; PARALLEL SIMULATIONS; STATISTICAL SIMULATION; WORKLOAD CHARACTERIZATION;

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; RESEARCH;

COMPUTER SIMULATION;

EID: 77954911192     PISSN: 19353235     EISSN: 19353243     Source Type: Book Series    
DOI: 10.2200/S00273ED1V01Y201006CAC010     Document Type: Conference Paper

References (199)

1. A. Alameldeen and D. Wood. Variability in architectural simulations of multi-threaded workloads. In Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA), pages 7-18, February 2003. DOI: 10.1109/HPCA.2003.1183520 58, 59, 60
2. A. R. Alameldeen and D. A. Wood. IPC considered harmful for multiprocessor workloads. IEEE Micro, 26(4):8-17, July 2006. DOI: 10.1109/MM.2006.73 6 (Pubitemid 46504885)
3. J. Archibald and J.-L. Baer. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Transactions on Computer Systems (TOCS), 4(4):273-298, November 1986. DOI: 10.1145/6513.6514 81 (Pubitemid 17476403)
4. E. Argollo, A. Falcón, P. Faraboschi, M. Monchiero, and D. Ortega. COTSon: Infrastructure for full system simulation. SIGOPS Operating System Review, 43(1):52-61, January 2009. DOI: 10.1145/1496909.1496921 58, 97
5. Arvind, K. Asanovic, D. Chiou, J. C. Hoe, C. Kozyrakis, S.-L. Lu, M. Oskin, D. Patterson, J. Rabaey, and J. Wawrzynek. RAMP: Research accelerator for multiple processors\a community vision for a shared experimental parallel HW/SW platform. Technical report, University of California, Berkeley, 2005. 102
6. D. I. August, S. Girbal J. Chang, D. G. Pérez, G. Mouchard, D. A. Penry, O. Temam, and N Vachharajani. UNISIM:An open simulation environment and library for complex architecture design and collaborative development. IEEE Computer Architecture Letters, 6(2):45-48, February 2007. DOI: 10.1109/L-CA.2007.12 61 (Pubitemid 350214235)
7. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2):59-67, February 2002. 51, 55
8. D. A. Bader, Y. Li, T. Li, and V. Sachdeva. BioPerf: A benchmark suite to evaluate high-performance computer architecture on bioinformatics applications. In Proceedings of the 2005 IEEE International Symposium on Workload Characterization (IISWC), pages 163-173, October 2005. DOI: 10.1109/IISWC.2005. 1526013 16 (Pubitemid 44460147)
9. K. C. Barr and K. Asanovic. Branch trace compression for snapshot-based simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 25-36, March 2006. 76
10. K. C. Barr, H. Pan, M. Zhang, and K. Asanovic. Accelerating multiprocessor simulation with a memory timestamp record. In Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 66-77, March 2005. DOI: 10.1109/ISPASS.2005.1430560 76, 78
11. C. Bechem, J. Combs, N. Utamaphetai, B. Black, R. D. Shawn Blanton, and J. P. Shen. An integrated functional performance simulator. IEEE Micro, 19(3):26-35, May/June 1999. DOI: 10.1109/40.768499 55
12. R. Bedichek. SimNow: Fast platform simulation purely in software. In Proceedings of the Symposium on High Performance Chips (HOT CHIPS), August 2004. 54
13. R. Bell, Jr. and L. K. John. Improved automatic testcase synthesis for performance model validation. In Proceedings of the 19th ACM International Conference on Supercomputing (ICS), pages 111-120, June 2005. DOI: 10.1145/1088149.1088164 81, 93
14. E. Berg and E. Hagersten. Fast data-locality profiling of native execution. In Proceedings of the International Conference on Measurements and Modeling of Computer Systems (SIGMETRICS), pages 169-180, June 2005. DOI: 10.1145/1064212.1064232 88, 93
15. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 72-81, October 2008. DOI: 10.1145/1454115.1454128 16
16. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Rein-hardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, 2006. DOI: 10.1109/MM.2006.82 54, 55, 61 (Pubitemid 46504889)
17. S. M. Blackburn, P. Cheng, and K. S. McKinley. Myths and realities: The performance impact of garbage collection. In Proceedings of the International Conference on Measurements and Modeling of Computer Systems (SIGMETRICS), pages 25-36, June 2004. 105
18. S.M.Blackburn,R.Garner,C.Hoffmann,A.M.Khan,K.S.McKinley,R.Bentzur,A. Diwan, D. Feinberg,D. Frampton, S. Z. Guyer, M. Hirzel, A.L. Hosking, M. Jump, H. B. Lee, J.Eliot B.Moss,A.Phansalkar,D.Stefanovic,T.VanDrunen,D.von Dincklage,andB.Wiedermann. The dacapo benchmarks: Java benchmarking development and analysis. In Proceedings of the Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages and Applications (OOPSLA), pages 169-190, October 2006. 16, 27, 105
19. P. Bohrer, J. Peterson, M. Elnozahy, R. Rajamony, A. Gheith, R. Rockhold, C. Lefurgy, H. Shafi, T. Nakra, R. Simpson, E. Speight, K. Sudeep, E. Van Hensbergen, and L. Zhang. Mambo: a full system simulator for the PowerPC architecture. ACM SIGMETRICS Performance Evaluation Review, 31(4):8-12, March 2004. DOI: 10.1145/1054907.1054910 54
20. D. C. Burger and T. M. Austin. The SimpleScalar Tool Set. Computer Architecture News, 1997. See also http://www.simplescalar.com for more information. DOI: 10.1145/268806.268810 52, 61
21. M. Burtscher and I. Ganusov. Automatic synthesis of high-speed processor simulators. In Proceedings of the 37th IEEE/ACM Symposium on Microarchitecture (MICRO), pages 55-66, December 2004. 52, 72
22. M. Burtscher, I. Ganusov, S. J. Jackson, J. Ke, P. Ratanaworabhan, and N. B. Sam. The VPC trace-compression algorithms. IEEE Transactions on Computers, 54(11):1329-1344, November 2005. DOI: 10.1109/TC.2005.186 54
23. R. Carl and J. E. Smith. Modeling superscalar processors via statistical simulation. In Workshop on Performance Analysis and its Impact on Design (PAID), held in conjunction with the 25th Annual International Symposium on Computer Architecture (ISCA), June 1998. 81, 86, 88
24. D. Chandra, F. Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip-multiprocessor architecture. In Proceedings of the Eleventh International Symposium on High Performance Computer Architecture (HPCA), pages 340-351, February 2005. 7, 91, 93 (Pubitemid 41731513)
25. S. Chandrasekaran and M. D. Hill. Optimistic simulation of parallel architectures using program executables. In Proceedings of theTenth Workshop on Parallel and Distributed Simulation (PADS), pages 143-150, May 1996. 100
26. J. Chen, M. Annavaram, and M. Dubois. SlackSim: A platform for parallel simulation of CMPs on CMPs. ACM SIGARCH Computer Architecture News, 37(2):20-29, May 2009. DOI: 10.1145/1577129.1577134 97, 100
27. X. E. Chen and T. M. Aamodt. Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs. In Proceedings of the International Symposium on Microarchitecture (MICRO), pages 59-70, December 2008. 46
28. M. Chidester and A. George. Parallel simulation of chip-multiprocessor architectures. ACM Transactions on Modeling and Computer Simulation, 12(3):176-200, July 2002. DOI: 10.1145/643114.643116 100
29. D. Chiou, H. Angepat, N. A. Patil, and D. Sunwoo. Accurate functional-first multicore simulators. IEEE Computer Architecture Letters, 8(2):64-67, July 2009. DOI: 10.1109/L-CA.2009.44 57, 102
30. D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. Reinhart, D. E. Johnson, J. Keefe, and H. Angepat. FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators. In Proceedings of the Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 249-261, December 2007. 61, 62, 102
31. Y. Chou, B. Fahs, and S. Abraham. Microarchitecture optimizations for exploiting memory-level parallelism. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), pages 76-87, June 2004. 43, 88
32. E. S.Chung, M.K. Papamichael, E.Nurvitadhi, J. C.Hoe, K.Mai, and B.Falsafi. ProtoFlex: Towards scalable, full-system multiprocessor simulations using FPGAs. ACM Transactions on Reconfigurable Technology and Systems, 2(2), June 2009. Article 15. 102
33. D. Citron. MisSPECulation: Partial and misleading use of SPEC CPU2000 in computer architecture conferences. In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA), pages 52-59, June 2003. DOI: 10.1109/ISCA.2003.1206988 17
34. B. Cmelik and D. Keppel. SHADE: A fast instruction-set simulator for execution profiling. In Proceedings of the 1994 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 128-137, May 1994. DOI: 10.1145/183018.183032 51
35. T. M. Conte, M. A. Hirsch, and W. W. Hwu. Combining trace sampling with single pass methods for efficient cache simulation. IEEE Transactions on Computers, 47(6):714-720, June 1998. DOI: 10.1109/12.689650 54, 76
36. T. M. Conte, M. A. Hirsch, and K. N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. In Proceedings of the International Conference on Computer Design (ICCD), pages 468-477, October 1996. DOI: 10.1109/ICCD.1996.563595 64, 76
37. H. G. Cragon. Computer Architecture and Implementation. Cambridge University Press 2000. 11
38. P. Crowley and J.-L. Baer. Trace sampling for desktop applications on Windows NT. In Proceedings of the First Workshop on Workload Characterization (WWC) held in conjunction with the 31st ACM/IEEE Annual International Symposium on Microarchitecture (MICRO), November 1998. 74
39. P. Crowley and J.-L. Baer. On the use of trace sampling for architectural studies of desktop applications. In Proceedings of the 1999 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 208-209, June 1999. DOI: 10.1145/301453.301573 74
40. R. Desikan, D. Burger, and S. W. Keckler. Measuring experimental error in microprocessor simulation. In Proceedings of the 28th Annual International Symposium on Computer Architecture (ISCA), pages 266-277, July 2001. DOI: 10.1145/379240.565338 105
41. C. Dubach, T. M. Jones, and M. F. P. O'Boyle. Microarchitecture design space exploration using an architecture-centric approach. In Proceedings of the IEEE/ACM Annual International Symposium on Microarchitecture (MICRO), pages 262-271, December 2007. 36
42. P. K. Dubey and R. Nair. Profile-driven sampled trace generation. Technical Report RC 20041, IBM Research Division, T. J. Watson Research Center, April 1995. 70
43. M. Durbhakula, V. S. Pai, and S. V. Adve. Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors. In Proceedings of the Fifth International Symposium on High-Performance Computer Architecture (HPCA), pages 23-32, January 1999. DOI: 10.1109/HPCA.1999.744317 71
44. J. Edler and M. D. Hill. Dinero IV trace-driven uniprocessor cache simulator. Available through http://www.cs.wisc.edu/∼markhill/DineroIV, 1998. 54
45. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. De Bosschere, and L. K. John. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), pages 350-361, June 2004. 87
46. L. Eeckhout and K. De Bosschere. Hybrid analytical-statistical modeling for efficiently exploring architecture and workload design spaces. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 25-34, September 2001. DOI: 10.1109/PACT.2001.953285 84
47. L. Eeckhout, K. De Bosschere, and H. Neefs. Performance analysis through synthetic trace generation. In The IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 1-6, April 2000. 86, 88
48. L. Eeckhout, A. Georges, and K. De Bosschere. How Java programs interact with virtual machines at the microarchitectural level. In Proceedings of the 18th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Languages, Applications and Systems (OOPSLA), pages 169-186, October 2003. 27, 105
49. L. Eeckhout, Y. Luo, K. De Bosschere, and L. K. John. BLRL: Accurate and efficient warmup for sampled processor simulation. The Computer Journal, 48(4):451-459, May 2005. DOI: 10.1093/comjnl/bxh103 75 (Pubitemid 41386602)
50. L. Eeckhout, S. Nussbaum, J. E. Smith, and K. De Bosschere. Statistical simulation: Adding efficiency to the computer designer's toolbox. IEEE Micro, 23(5):26-38, Sept/Oct 2003. DOI: 10.1109/MM.2003.1240210 81
51. L. Eeckhout, J. Sampson, and B. Calder. Exploiting program microarchitecture independent characteristics and phase behavior for reduced benchmark suite simulation. In Proceedings of the 2005 IEEE International Symposium on Workload Characterization (IISWC), pages 2-12, October 2005. DOI: 10.1109/IISWC.2005.1525996 27, 70 (Pubitemid 44460130)
52. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Designing workloads for computer architecture research. IEEE Computer, 36(2):65-71, February 2003. 27
53. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Quantifying the impact of input data sets on program behavior and its applications. Journal of Instruction-Level Parallelism, 5, February 2003. http://www.jilp.org/vol5. 18, 25
54. M. Ekman and P. Stenström. Enhancing multiprocessor architecture simulation speed using matched-pair comparison. In Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 89-99, March 2005. DOI: 10.1109/ISPASS.2005.1430562 70, 79 (Pubitemid 43804306)
55. J. Emer. Accelerating architecture research. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2009. Keynote address. 1, 101
56. J. Emer. Eckert-Mauchly Award acceptance speech. June 2009. 1
57. J. Emer, P. Ahuja, E. Borch, A. Klauser, C.-K. Luk, S. Manne, S. S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, and T. Juan. Asim: A performance model framework. IEEE Computer, 35(2):68-76, February 2002. 55, 56, 61
58. J.Emer,C.Beckmann,and M.Pellauer. AWB:The Asim architect's workbench. In Proceedings of the Third Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), held in conjunction with ISCA, June 2007. 61
59. J. S. Emer and D. W. Clark. A characterization of processor performance in the VAX-11/780. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 301-310, June 1984. 7
60. P. G. Emma. Understanding some simple processor-performance limits. IBM Journal of Research and Development, 41(3):215-232, May 1997. DOI: 10.1147/rd.413.0215 6
61. S. Eyerman and L. Eeckhout. System-level performance metrics for multi-program workloads. IEEE Micro, 28(3):42-53, May/June 2008. DOI: 10.1109/MM.2008.44 8, 11
62. S. Eyerman, L. Eeckhout, and K. De Bosschere. Efficient design space exploration of high performance embedded out-of-order processors. In Proceedings of the 2006 Conference on Design Automation and Test in Europe (DATE), pages 351-356, March 2006. 104
63. S. Eyerman, L. Eeckhout,T. Karkhanis, and J. E. Smith. A performance counter architecture for computing accurate CPI components. In Proceedings ofTheTwelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 175-184, October 2006. 45
64. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems (TOCS), 27(2), May 2009. 38, 44, 45
65. S. Eyerman, James E. Smith, and L. Eeckhout. Characterizing the branch misprediction penalty. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 48-58, March 2006. 40
66. A. Falcón, P. Faraboschi, and D. Ortega. An adaptive synchronization technique for parallel simulation of networked clusters. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 22-31, April 2008. DOI: 10.1109/ISPASS.2008.4510735 100
67. B. Falsafi and D. A. Wood. Modeling cost/performance of a parallel computer simulator. ACM Transactions on Modeling and Computer Simulation (TOMACS), 7(1):104-130, January 1997. DOI: 10.1145/244804.244808 100
68. P. J. Fleming and J. J. Wallace. How not to lie with statistics: The correct way to summarize benchmark results. Communications of the ACM, 29(3):218-221, March 1986. DOI: 10.1145/5666.5673 11
69. R. M.Fujimoto. Parallel discrete event simulation. Communications of the ACM,33(10):30-53, October 1990. DOI: 10.1145/84537.84545 99
70. R.M.Fujimoto andW.B.Campbell. Direct execution models of processor behavior and performance. In Proceedings of the 19th Winter Simulation Conference, pages 751-758, December 1987. 71
71. D. Genbrugge and L. Eeckhout. Memory data flow modeling in statistical simulation for the efficient exploration of microprocessor design spaces. IEEE Transactions on Computers, 57(10):41-54, January 2007. 88
72. D. Genbrugge and L. Eeckhout. Chip multiprocessor design space exploration through statistical simulation. IEEE Transactions on Computers, 58(12):1668-1681, December 2009. DOI: 10.1109/TC.2009.77 90, 91
73. D. Genbrugge, S. Eyerman, and L. Eeckhout. Interval simulation: Raising the level of abstraction in architectural simulation. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), pages 307-318, January 2010. 45
74. A. Georges, D. Buytaert, and L. Eeckhout. Statistically rigorous java performance evaluation. In Proceedings of the Annual ACM SIGPLAN Conference on Object-Oriented Programming, Languages, Applications and Systems (OOPSLA), pages 57-76, October 2007. 105
75. S. Girbal, G. Mouchard, A. Cohen, and O. Temam. DiST: A simple, reliable and scalable method to significantly reduce processor architecture simulation time. In Proceedings of the 2003 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 1-12, June 2003. DOI: 10.1145/781027.781029 95
76. A. Glew. MLP yes! ILP no! In ASPLOS Wild and Crazy Idea Session, October 1998. 43
77. G. Hamerly, E. Perelman, J. Lau, and B. Calder. SimPoint 3.0: Faster and more flexible program analysis. Journal of Instruction-Level Parallelism, 7, September 2005. 70
78. A.Hartstein andT.R.Puzak. The optimal pipeline depth for a microprocessor. In Proceedings of the 29th Annual International Symposium on Computer Architecture (ISCA), pages 7-13, May 2002. DOI: 10.1109/ISCA.2002. 1003557 46
79. J. W. Haskins Jr. and K. Skadron. Accelerated warmup for sampled microarchitecture simulation. ACM Transactions on Architecture and Code Optimization (TACO), 2(1):78-108, March 2005. DOI: 10.1145/1061267.1061272 75
80. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, third edition, 2003. 11
81. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000. 17
82. M. D.Hill and M. R. Marty. Amdahl's law in the multicore era. IEEE Computer,41(7):33-38, July 2008. 31
83. M. D. Hill and A. J. Smith. Evaluating associativity in CPU caches. IEEE Transactions on Computers, 38(12):1612-1630, December 1989. DOI: 10.1109/12.40842 54, 87 (Pubitemid 20642724)
84. S. Hong and H. Kim. An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 152-163, June 2008. 46
85. K. Hoste and L. Eeckhout. Microarchitecture-independent workload characterization. IEEE Micro, 27(3):63-72, May 2007. DOI: 10.1109/MM.2007.56 20, 23 (Pubitemid 47337548)
86. C. Hsieh and M. Pedram. Micro-processor power estimation using profile-driven program synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(11):1080-1089, November 1998. DOI: 10.1109/43.736182 93
87. C. Hughes and T. Li. Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pages 163-172, September 2008. DOI: 10.1109/IISWC.2008.4636101 81, 92
88. C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve. Rsim: Simulating shared-memory multiprocessors with ILP processors. IEEE Computer, 35(2):40-49, February 2002. 55
89. E. Ipek, S. A. McKee, B. R. de Supinski, M. Schulz, and R. Caruana. Efficiently exploring architectural design spaces via predictive modeling. In Proceedings of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 195-206, October 2006. 36
90. V. S. Iyengar and L. H. Trevillyan. Evaluation and generation of reduced traces for benchmarks. Technical Report RC 20610, IBM Research Division, T. J. Watson Research Center, October 1996. 93
91. V. S. Iyengar, L. H. Trevillyan, and P. Bose. Representative traces for processor models with infinite cache. In Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA), pages 62-73, February 1996. DOI: 10.1109/HPCA.1996.501174 70, 93
92. R. K. Jain. The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling. Wiley, 1991. xi
93. L. K. John. More on finding a single number to indicate overall performance of a benchmark suite. ACM SIGARCH Computer Architecture News, 32(4):1-14, September 2004. 11, 12
94. L. K. John and L. Eeckhout, editors. Performance Evaluation and Benchmarking. CRC Press, Taylor and Francis, 2006. xi
95. E. E. Johnson, J. Ha, and M. B. Zaidi. Lossless trace compression. IEEE Transactions on Computers, 50(2):158-173, February 2001. DOI: 10.1109/12.908991 54 (Pubitemid 32286559)
96. R. A. Johnson and D. W. Wichern. Applied Multivariate Statistical Analysis. Prentice Hall, fifth edition, 2002. 18, 23
97. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. Construction and use of linear regression models for processor performance analysis. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA), pages 99-108, February 2006. 32, 34, 35
98. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictive performance model for superscalar processors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 161-170, December 2006. 36
99. A. Joshi, A. Phansalkar, L. Eeckhout, and L. K. John. Measuring benchmark similarity using inherent program characteristics. IEEE Transactions on Computers,55(6):769-782, June 2006. DOI: 10.1109/TC.2006.85 23, 62
100. A. M. Joshi, L. Eeckhout, R. Bell, Jr., and L. K. John. Distilling the essence of proprietary workloads into miniature benchmarks. ACM Transactions on Architecture and Code Optimization (TACO), 5(2), August 2008. 93
101. A. M. Joshi, L. Eeckhout, L. K. John, and C. Isen. Automated microprocessor stressmark generation. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), pages 229-239, February 2008. 84, 93
102. T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Proceedings of the 2nd Annual Workshop on Memory Performance Issues (WMPI) held in conjunction with ISCA, May 2002. 42, 43, 88
103. T. Karkhanis and J. E. Smith. A first-order superscalar processor model. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), pages 338-349, June 2004. 43, 45
104. T. Karkhanis and J. E. Smith. Automated design of application specific superscalar processors: An analytical approach. In Proceedings of the 34th Annual International Symposium on Computer Architecture (ISCA), pages 402-411, June 2007. DOI: 10.1145/1250662.1250712 45, 104
105. K. Keeton, D. A. Patterson,Y.Q.He, R.C. Raphael, and W. E.Baker. Performance characterization of a quad Pentium Pro SMP using OLTP workloads. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 15-26, June 1998. 15
106. R. E. Kessler, M. D. Hill, and D. A. Wood. A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Transactions on Computers, 43(6):664-675, June 1994. DOI: 10.1109/12.286300 74, 75
107. S. Kluyskens and L. Eeckhout. Branch predictor warmup for sampled simulation through branch history matching. Transactions on High-Performance Embedded Architectures and Compilers (HiPEAC), 2(1):42-61, January 2007. 76
108. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro, 25(2):21-29, March/April 2005. DOI: 10.1109/MM.2005.35 7
109. V. Krishnan and J. Torrellas. A direct-execution framework for fast and accurate simulation of superscalar processors. In Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 286-293, October 1998. DOI: 10.1109/PACT.1998.727263 71
110. T. Kuhn. The Structure of Scientific Revolutions. University Of Chicago Press, 1962. 1
111. B. Kumar and E. S. Davidson. Performance evaluation of highly concurrent computers by deterministic simulation. Communications of the ACM, 21(11):904-913, November 1978. DOI: 10.1145/359642.359646 81
112. T. Lafage and A. Seznec. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In IEEE 3rd Annual Workshop on Workload Characterization (WWC-2000) held in conjunction with the International Conference on Computer Design (ICCD), September 2000. 67
113. S. Laha, J. H. Patel, and R. K. Iyer. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Transactions on Computers, 37(11):1325-1336, November 1988. DOI: 10.1109/12.8699 64
114. J. R. Larus and E. Schnarr. EEL: Machine-independent executable editing. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 291-300, June 1995. 51
115. J. Lau, E. Perelman, and B. Calder. Selecting software phase markers with code structure analysis. In Proceedings of the International Symposium on Code Generation and Optimization (CGO), pages 135-146, March 2006. DOI: 10.1109/CGO.2006.32 68
116. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder. The strong correlation between code signatures and performance. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 236-247, March 2005. DOI: 10.1109/ISPASS.2005.1430578 68
117. J. Lau, S. Schoenmackers, and B. Calder. Structures for phase classification. In Proceedings of the 2004 International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 57-67, March 2004. DOI: 10.1109/ISPASS.2004.1291356 68
118. G. Lauterbach. Accelerating architectural simulation by parallel execution of trace samples. Technical Report SMLI TR-93-22, Sun Microsystems Laboratories Inc., December 1993. 70, 76, 95
119. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In Proceedings of the Twelfth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 185-194, October 2006. 35
120. B. Lee and D. Brooks. Efficiency trends and limits from comprehensive microarchitectural adaptivity. In Proceedings of the 13th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 36-47, March 2008. DOI: 10.1145/1346281.1346288 31, 36, 104
121. B. Lee, D. Brooks, Bronis R. de Supinski, M. Schulz, K. Singh, and S. A. McKee. Methods of inference and learning for performance modeling of parallel applications. In Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPOPP), pages 249-258, March 207. 36
122. B. Lee, J. Collins, H. Wang, and D. Brooks. CPR: Composable performance regression for scalable multiprocessor models. In Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 270-281, November 2008. 36
123. B. C. Lee and D. M. Brooks. Illustrative design space studies with microarchitectural regression models. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), pages 340-351, February 2007. 36
124. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the 30th Annual IEEE/ACM Symposium on Microarchitecture (MICRO), pages 330-335, December 1997. 16
125. K. M. Lepak, H. W. Cain, and M. H. Lipasti. Redeeming IPC as a performance metric for multithreaded programs. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 232-243, September 2003. 59
126. D. J. Lilja. Measuring Computer Performance: A Practitioner's Guide. Cambridge University Press, 2000. DOI: 10.1017/CBO9780511612398 xi, 65
127. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value locality and load value prediction. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 138-147, October 1996. 30
128. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI), pages 190-200, June 2005. DOI: 10.1145/1065010.1065034 22, 51
129. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 164-171, November 2001. 9, 10
130. Y. Luo and L. K. John. Efficiently evaluating speedup using sampled processor simulation. Computer Architecture Letters, 4, September 2004. 70
131. Y. Luo, L. K. John, and L. Eeckhout. SMA: A self-monitored adaptive warmup scheme for microprocessor simulation. International Journal on Parallel Programming, 33(5):561-581, October 2005. DOI: 10.1007/s10766-005-7305-9 75
132. P. S. Magnusson, M. Christensson, Jesper Eskilson, D. Forsgren, G. Hallberg, J. Högberg nad, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, February 2002. 53
133. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. ACM SIGARCH Computer Architecture News, 33(4):92-99, November 2005. DOI: 10.1145/1105734.1105747 55, 61
134. J. R. Mashey. War of the benchmark means: Time for a truce. ACM SIGARCH Computer Architecture News, 32(4):1-14, September 2004. DOI: 10.1145/1040136.1040137 11, 13
135. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, June 1970. DOI: 10.1147/sj.92.0078 54, 87
136. C. J. Mauer, M. D. Hill, and D. A. Wood. Full-system timing-first simulation. In Proceedings of the 2002 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 108-116, June 2002. DOI: 10.1145/511334.511349 55, 58
137. A. M. G. Maynard, C. M. Donnelly, and B. R. Olszewski. Contrasting characteristics and cache performance of technical and multi-user commercial workloads. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 145-156, October 1994. DOI: 10.1145/195473.195524 15
138. P. Michaud, A. Seznec, and S. Jourdan. Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 2-10, October 1999. DOI: 10.1109/PACT.1999.807388 35, 45
139. D.Mihocka and S.Schwartsman. Virtualization without direct execution or jitting:Designing a portable virtual machine infrastructure. In Proceedings of the Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjunction with ISCA, June 2008. 54
140. J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. Graphite: A distribuyted parallel simulator for multicores. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), pages 295-306, January 2010. 97, 100
141. C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford trans-actional applications for multi-processing. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pages 35-46, September 2008. DOI: 10.1109/IISWC.2008.4636089 16
142. S. S. Mukherjee, S. K. Reinhardt, B. Falsafi, M. Litzkow, M. D. Hill, D.
143. O. Mutlu, H. Kim, D. N. Armstrong, and Y. N. Patt. Understanding the effects of wrong-path memory references on processor performance. In Proceedings of the 3rd Workshop on Memory Performance Issues (WMPI) held in conjunction with the 31st International Symposium on Computer Architecture (ISCA), pages 56-64, June 2005. 55
144. S. Narayanasamy, C. Pereira, H. Patil, R. Cohn, and B. Calder. Automatic logging of operating system effects to guide application level architecture simulation. In Proceedings of the ACM Sigmetrics International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), pages 216-227, June 2006. 53
145. I. Nestorov, M. Rowland, S. T. Hadjitodorov, and I. Petrov. Empirical versus mechanistic modelling: Comparison of an artificial neural network to a mechanistically based model for quantitative structure pharmacokinetic relationships of a homologous series of barbiturates. The AAPS Journal, 1(4):5-13, December 1999. 32
146. A.-T.Nguyen, P.Bose, K.Ekanadham,A. Nanda, and M. Michael. Accuracy and speed-up of parallel trace-driven architectural simulation. In Proceedings of the 11th International Parallel Processing Symposium (IPPS), pages 39-44, April 1997. DOI: 10.1109/IPPS.1997.580842 95
147. A. Nohl, G. Braun, O. Schliebusch, R. Leupers, and H. Meyr. A universal technique for fast and flexible instruction-set architecture simulation. In Proceedings of the 39th Design Automation Conference (DAC), pages 22-27, June 2002. DOI: 10.1145/513918.513927 72
148. D. B. Noonburg and J. P. Shen. A framework for statistical modeling of superscalar processor performance. In Proceedings of the Third International Symposium on High-Performance Computer Architecture (HPCA), pages 298-309, February 1997. DOI: 10.1109/HPCA.1997.569691 92
149. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 15-24, September 2001. DOI: 10.1109/PACT.2001.953284 81, 86, 88
150. S. Nussbaum and J. E. Smith. Statistical simulation of symmetric multiprocessor systems. In Proceedings of the 35th Annual Simulation Symposium 2002, pages 89-97, April 2002. DOI: 10.1109/SIMSYM.2002.1000093 91
151. K. Olukotun, B. A. Nayfeh, L. Hammond, K.Wilson, and K.-Y. Chang. The case for a single-chip multiprocessor. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 2-11, October 1996. 7
152. M. Oskin, F.T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor design. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA), pages 71-82, June 2000. DOI: 10.1145/339647.339656 81, 83, 86, 88
153. H. Patil, R. Cohn, M. Charney, R. Kapoor, A. Sun, and A. Karunanidhi. Pinpointing representative portions of large Intel Itanium programs with dynamic instrumentation. In Proceedings of the 37th Annual International Symposium on Microarchitecture (MICRO), pages 81-93, December 2004. 70, 74
154. M. Pellauer, M. Vijayaraghavan, M. Adler, Arvind, and J. S. Emer. Quick performance models quickly: Closely-coupled partitioned simulation on FPGAs. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 1-10, April 2008. DOI: 10.1109/ISPASS.2008. 4510733 102
155. D. A. Penry, D. Fay, D. Hodgdon, R. Wells, G. Schelle, D. I. August, and D. Connors. Exploiting parallelism and structure to accelerate the simulation of chip multi-processors. In Proceedings of the Twelfth International Symposium on High Performance Computer Architecture (HPCA), pages 27-38, February 2006. 97, 102
156. C. Pereira, H. Patil, and B. Calder. Reproducible simulation of multi-threaded workloads for architecture design space exploration. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pages 173-182, September 2008. DOI: 10.1109/IISWC.2008.4636102 59
157. E.Perelman,G.Hamerly,and B.Calder. Picking statistically valid and early simulation points. In Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 244-256, September 2003. 68
158. E. Perelman, J. Lau, H. Patil, A. Jaleel, G. Hamerly, and B. Calder. Cross binary simulation points. In Proceedings of the Annual International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2007. 70
159. D. G. Perez, G. Mouchard, and O.Temam. MicroLib: A case for the quantitative comparison of micro-architecture mechanisms. In Proceedings of the 37th Annual International Symposium on Microarchitecture (MICRO), pages 43-54, December 2004. 61
160. A. Phansalkar, A. Joshi, and L. K. John. Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 412-423, June 2007. 21, 25, 27, 62, 103, 104
161. J. Rattner. Electronics in the internet age. Keynote at the International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2001. 5
162. J. Reilly. Evolve or die: Making SPEC⣙s CPU suite relevant today and tomorrow. IEEE International Symposium on Workload Characterization (IISWC), October 2006. Invited presentation. DOI: 10.1109/IISWC.2006.302735 21
163. S. K. Reinhardt, M. D. Hill, J. R. Larus, A. R. Lebeck, J. C. Lewis, and D. A. Wood. The wisconsin wind tunnel: Virtual prototyping of parallel computers. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 48-60, May 1993. DOI: 10.1145/166955.166979 71, 97, 100
164. M. Reshadi, P. Mishra, and N. D. Dutt. Instruction set compiled simulation: a technique for fast and flexible instruction set simulation. In Proceedings of the 40th Design Automation Conference (DAC), pages 758-763, June 2003. DOI: 10.1145/775832.776026 72
165. J. Ringenberg, C. Pelosi, D. Oehmke, and T. Mudge. Intrinsic checkpointing: A methodology for decreasing simulation time through binary modification. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 78-88, March 2005. DOI: 10.1109/ISPASS.2005.1430561 73
166. E. M. Riseman and C. C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers, C-21(12):1405-1411, December 1972. DOI: 10.1109/T-C.1972.223514 35
167. M.Rosenblum,E.Bugnion,S.Devine,andS.A.Herrod. Using theSimOS machine simulator to study complex computer systems. ACM Transactions on Modeling and Computer Simulation (TOMACS), 7(1):78-103, January 1997. DOI: 10.1145/244804.244807 53
168. E. Schnarr and J. R. Larus. Fast out-of-order processor simulation using memoiza-tion. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 283-294, October 1998. DOI: 10.1145/291069.291063 71
169. J. P. Shen and M. H. Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill, 2007. 5
170. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 3-14, September 2001. DOI: 10.1109/PACT.2001.953283 68
171. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 45-57, October 2002. 68
172. K. Skadron, P. S. Ahuja, M. Martonosi, and D. W. Clark. Branch prediction, instruction-window size, and cache size: Performance tradeoffs and simulation techniques. IEEE Transactions on Computers, 48(11):1260-1281, November 1999. DOI: 10.1109/12.811115 67
173. J. E. Smith. Characterizing computer performance with a single number. Communications of the ACM, 31(10):1202-1206, October 1988. DOI: 10.1145/63039.63043 11
174. A. Snavely and D. M.Tullsen. Symbiotic jobscheduling for simultaneous multithreading processor. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 234-244, November 2000. 9, 10
175. D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood. Analytic evaluation of shared-memory systems with ILP processors. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA), pages 380-391, June 1998. 46
176. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. Technical Report 94/2, Western Research Lab, Compaq, March 1994. 22, 51
177. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the 1993 ACM Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), pages 24-35, 1993. DOI: 10.1145/166955.166974 54
178. D. Sunwoo, J. Kim, and D. Chiou. QUICK: A flexible full-system functional model. In Proceedings of the Annual International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 249-258, April 2009. 57, 102
179. P.K.Szwed,D.Marques,R.B.Buels,S.A.McKee,andM.Schulz. SimSnap:Fast- forwarding via native execution and application-level checkpointing. In Proceedings of the Workshop on the Interaction between Compilers and Computer Architectures (INTERACT), held in conjunction with HPCA, February 2004. DOI: 10.1109/INTERA.2004.1299511 71
180. T. M.Taha and D. S. Wills. An instruction throughput model of superscalar processors. IEEE Transactions on Computers, 57(3):389-403, March 2008. DOI: 10.1109/TC.2007.70817 45
181. N.Tuck and D.M.Tullsen. Initial observations of the simultaneous multithreading Pentium 4 processor. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 26-34, September 2003. 7
182. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA), pages 392-403, June 1995. DOI: 10.1109/ISCA.1995.524578 7
183. M. Vachharajani, N. Vachharajani, D. A. Penry, J. A. Blome, and D. I. August. Microarchitectural exploration with Liberty. In Proceedings of the 35th International Symposium on Microarchitecture (MICRO), pages 271-282, November 2002. 61
184. M. Van Biesbrouck, B. Calder, and L. Eeckhout. Efficient sampling startup for SimPoint. IEEE Micro, 26(4):32-42, July 2006. DOI: 10.1109/MM.2006.68 73
185. M.Van Biesbrouck, L.Eeckhout, and B. Calder. Efficient sampling startup for sampled processor simulation. In 2005 International Conference on High Performance Embedded Architectures and Compilation (HiPEAC), pages 47-67, November 2005. DOI: 10.1007/11587514-5 76 (Pubitemid 43774550)
186. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Considering all starting points for simultaneous multithreading simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 143-153, March 2006. 78
187. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Representative multiprogram workloads for multithreaded processor simulation. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pages 193-203, October 2007. DOI: 10.1109/IISWC.2007.4362195 78
188. M. Van Biesbrouck, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 45-56, March 2004. DOI: 10.1109/ISPASS.2004.1291355 78, 91
189. T. F. Wenisch, R. E. Wunderlich, B. Falsafi, and J. C. Hoe. Simulation sampling with live-points. In Proceedings of the Annual International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 2-12, March 2006. 73, 76
190. T.F.Wenisch,R.E.Wunderlich,M.Ferdman,A.Ailamaki,B.Falsafi,and J. C.Hoe. SimFlex: Statistical sampling of computer system simulation. IEEE Micro, 26(4):18-31, July 2006. DOI: 10.1109/MM.2006.79 7, 55, 66, 78, 79, 95 (Pubitemid 46504886)
191. E. Witchell and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 68-79, June 1996. 51, 54, 71
192. D. A. Wood, M. D. Hill, and R. E. Kessler. A model for estimating trace-sample miss ratios. In Proceedings of the 1991 SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 79-89, May 1991. DOI: 10.1145/107971.107981 75
193. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 84-95, June 2003. DOI: 10.1145/859618.859629 64, 66, 67, 74, 77, 93
194. R. E. Wunderlich,T. F. Wenisch, B. Falsafi, and J. C. Hoe. Statistical sampling of microarchitecture simulation. ACM Transactions on Modeling and Computer Simulation, 16(3):197-224, July 2006. DOI: 10.1145/1147224.1147225 64, 66, 67, 74, 77, 93 (Pubitemid 44330109)
195. J. J. Yi, S. V. Kodakara, R. Sendag, D. J. Lilja, and D. M. Hawkins. Characterizing and comparing prevailing simulation techniques. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), pages 266-277, February 2005. 70
196. J. J. Yi, D. J. Lilja, and D. M. Hawkins. A statistically rigorous approach for improving simulation methodology. In Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA), pages 281-291, February 2003. DOI: 10.1109/HPCA.2003.1183546 27, 34
197. J. J. Yi, R. Sendag, L. Eeckhout, A. Joshi, D. J. Lilja, and L. K. John. Evaluating benchmark subsetting approaches. In Proceedings of the 2006 IEEE International Symposium on Workload Characterization (IISWC),pages 93-104,October 2006.DOI: 10.1109/IISWC.2006.302733 29
198. J. J. Yi, H. Vandierendonck, L. Eeckhout, and D. J. Lilja. The exigency of benchmark and compiler drift: Designing tomorrow's processors with yesterday's tools. In Proceedings of the 20th ACM International Conference on Supercomputing (ICS), pages 75-86, June 2006. DOI: 10.1145/1183401.1183414 17
199. M. T. Yourst. PTLsim: A cycle accurate full system x86-64 microarchitectural simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 23-34, April 2007. 55, 61