Efficiency trends and limits from comprehensive microarchitectural adaptivity

Operating Systems Review (ACM)

Volumn 42, Issue 2, 2008, Pages 36-47

  Lee, Benjamin C ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

Adaptivity; Efficiency; Inference; Microarchitecture; Performance; Power; Reconfigurablity; Regression; Simulation; Statistics

Indexed keywords

COMPUTATIONAL EFFICIENCY; COMPUTER HARDWARE; COMPUTER SIMULATION; HEURISTIC METHODS; OPTIMIZATION; REGRESSION ANALYSIS; STATISTICS;

ADAPTIVE PARAMETERS; MICROARCHITECTURAL ADAPTIVITY; POWER REDUCTION;

COMPUTER ARCHITECTURE;

EID: 77957818268     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1353535.1346288     Document Type: Conference Paper

References (35)

1. D. Albonesi. Dynamic IPC/clock rate optimization. In International Symposium, on Computer Architecture, June 1998.
2. D. Albonesi, R. Balasubramonian, S. Dropsho, S. Dwarkadas, E. Friedman, M. Huang, V. Kursun, G. Magklis, M. Scott, G. Semezaro, P. Bose, A. Buyuktosunoglu, P. Cook, and S. Schuster. Dynamically tuning processor resources with adaptive processing. IEEE Computer, December 2003.
3. D. Bader, Y. Li, T. Li, and V. Sachdeva. Bioperf: A benchmark suite to evaluate high-performance computer architecture on bioinformatics applications. In IEEE International Symposium on Workload Characterization, October 2005.
4. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In International Symposium on Microarchitecture, December 2000.
5. D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. G. Emma, and M. G. Rosenfield. New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors. IBM Journal of Research and Development, 47(5/6), Oct/Nov 2003.
6. D. Brooks and et. al. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. IEEE Micro, 20(6):26-44, Nov/Dec 2000.
7. A. Dhodapkar and J. Smith. Managing multi-configuration hardware via dynamic working set analysis. In International Symposium on Computer Architecture, June 2002.
8. A. Efthymiou and J. Garside. Adaptive pipeline structures for speculation control. In International Symposium on Asynchronous Ciwuits and Systems, May 2003.
9. E.Ipek, S.A.McKee, B. de Supinski, M. Schulz, and R. Caruana. Efficiently exploring architectural, design spaces via predictive modeling. In Aechitectural support for programming languages and operating systems, October 2006.
10. S. Eyerman, L. Eeckhout, and K. D. Bosschere. Efficient design space exploration of high performance embedded out-of-order processors. In Design, Automation, and Test in Europe, March 2006.
11. D. Folegnani and A. Gonzalez. Energy-effective issue logic. In International Symposium on Computer Architecture, June 2001.
12. G. Givens and J. Hoeting. Computational Statistics. Wiley, 2005.
13. S. Gochman, R. Ronen, and et al. The intel pentium m processor: Micorarchitecture and performance. Intel Technology Journal, 7(2), May 2003.
14. F. Harrell. Regression modeling strategies. Springer, 2001.
15. J. Henning. Spec cpu2000: Measuring cpu performance in the new millenium. IEEE Computer, July 2000.
16. M. Huang, J. Renau, and J. Torrellas. Positional adaptation of processors: Application to energy reduction. In International Symposium, on Computer Architecture, June 2003.
17. C. Hughes, J. Srinivasan, and S. Adve. Saving energy with architectural and frequency adaptations for multimedia applications. In International Symposium on Micwarchitecture, December 2001.
18. E. Ipek, M. Kirman, N. Kirman, and J. Martinez. Core fusion: Accommodating software diversity in chip multiprocessors. In International Symposium on Computer Architecture, June 2007.
19. V. Iyengar, L. Trevillyan, and P. Bose. Representative traces for processor models with, infinite cache. In International Symposium on High Performance Computer Architecture, February 1996.
20. P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictive performance model, for superscalar processors. In International Symposium on Microawhitecture, December 2006.
21. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In International Conference on Architectural Support for Programming Languages and Operating Systems, October 2006.
22. B. Lee and D. Brooks. Illustrative design space studies with microarchitectural regression models. In International Symposium on High-Performance Computer Architecture, February 2007.
23. X. Liang and D. Brooks. Mitigating the impact of process variations on cpu register file and execution units. In International Symposium on Micwarchitecture, December 2006.
24. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, and M. Horowitz. Smart memories: A modular reconfigurable architecture. In International Symposium on Computer Architecture, June 2000.
25. M. Moudgill, J. Wellman, and J. Moreno. Environment for PowerPC microarchitecture exploration. IEEE Micro, 19(3):9-14, May/June 1999.
26. A. Phansalkar, A. Joshi, L. Eeckhout, and L. John. Measuring program similarity: experiments with SPEC CPU benchmark suites. In International Symposium, on Performance Analysis of Systems and Software, March 2005.
27. D. Ponomarev, G. Kucuk, and K. Ghose. Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources. In International. Symposium on Microarchitecture, December 2001.
28. R Development Team. R Language Definition.
29. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
30. P. Shivakumar and N. Jouppi. An. integrated cache timing, power, and area model. In Technical Report 2001/2, Compaq Computer Corporation, August 2001.
31. A. Tiwari, S. Sarangi, and J. Torrellas. ReCycle: Pipeline adaptation to tolerate process variation. In International Symposium on Computer Architecture, June 2007.
32. S. Woo, M.. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization, and methodological considerations. In International Symposium on Computer Architecture, June 1995.
33. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical, sampling. In International Symposium on Computer Architecture, June 2003.
34. V. Zyuban. Inherently lower-power high-performance superscalar architectures. In Ph.D. Thesis, University of Notre Dame, March 2000.
35. V. Zyuban, D. Brooks, V. Srinivasan, M., Gschwind, P. Bose, P. Strenski, and P. Emma. Integrated analysis of power and performance for pipelined microprocessors. IEEE Transactions on Computers, Aug 2004.