Microarchitectural design space exploration using an architecture-centric approach

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2007, Pages 262-273

  Dubach, Christophe ^a   Jones, Timothy M ^a   O'Boyle, Michael F P ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE ERRORS; CONFIGURATION SPACES; CORRELATION COEFFICIENT (CC); DESIGN SPACES; ENERGY CONSUMPTION; INTERNATIONAL SYMPOSIUM; MACHINE-LEARNING; MICRO ARCHITECTURES; MICROARCHITECTURAL DESIGN; MICROARCHITECTURAL PARAMETERS; OFF-LINE LEARNING; OFF-LINE TRAINING; PREDICTION ERRORS; PRIOR KNOWLEDGE; REALISTIC WORKLOADS; SINGLE CONFIGURATION; STATISTICAL SIMULATIONS;

ARTIFICIAL INTELLIGENCE; CORRELATION METHODS; ENERGY POLICY; FORECASTING; LEARNING SYSTEMS; SPACE RESEARCH; WAVE FUNCTIONS;

ELECTRIC LOAD FORECASTING;

EID: 47349128966     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2007.12     Document Type: Conference Paper

References (27)

1. T. Austin. The simplescalar toolset. http://www.simplescalar.com.
2. S. Bird, A. Phansalkar, L. K. John, A. Mericas, and R. Indukuru. Performance characterization of SPEC CPU benchmarks on intel's core microarchitecture based processor. In SPEC Benchmark Workshop, 2007.
3. C. Bishop. Neural Networks for Pattern Recognition. Oxford University Press, 2005.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA-27, 2000.
5. J. Cavazos, C. Dubach, F. Agakov, E. Bonilla, M. F. P. O'Boyle, G. Fursin, and O. Temam. Automatic performance model construction for the fast software exploration of new hardware designs. In CASES, 2006.
6. L. Eeckhout, R. H. B. Jr., B. Stougie, K. D. Bosschere, and L. K. John. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In ISCA-31, 2004.
7. S. Eyerman, L. Eeckhout, and K. D. Bosschere. Efficient design space exploration of high performance embedded out-of-order processors. In DATE, 2006.
8. K. Hoste, A. Phansalkar, L. Eeckhout, A. Georges, L. K. John, and K. D. Bosschere. Performance prediction based on inherent program similarity. In PACT, 2006.
9. C.-H. Hsu, W. chun Feng, and J. S. Archuleta. Towards efficient supercomputing: A quest for the right metric. In Proceedings of the High-Performance Power-Aware Computing Workshop, 2005.
10. E. İpek, B. R. de Supinski, M. Schulz, and S. A. McKee. An approach to performance prediction for parallel applications. In Euro-Par, 2005.
11. E. İpek, S. A. McKee, R. Caruana, B. R. de Supinski, and M. Schulz. Efficiently exploring architectural design spaces via predictive modeling. In ASPLOS-XII, 2006.
12. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. Construction and use of linear regression models for processor performance analysis. In HPCA-12, February 2006.
13. P. J. Joseph, K. Vaswani, and M. J. Thazhuthaveetil. A predictve performance model for superscalar processors. In MICRO-39, 2006.
14. T. S. Karkhanis and J. E. Smith. A first-order superscalar processor model. In ISCA-31, 2004.
15. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra. Using predictive modeling for cross-program design space exploration in multicore systems. In PACT, 2007.
16. B. C. Lee and D. M. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In ASPLOS-XII, 2006.
17. B. C. Lee and D. M. Brooks. Illustrative design space studies with microarchitectural regression models. In HPCA-13, 2007.
18. B. C. Lee, D. M. Brooks, B. R. de Supinski, M. Schulz, K. Singh, and S. A. McKee. Methods of inference and learning for performance modeling of parallel applications. In PPoPP-12, 2007.
19. D. B. Noonburg and J. P. Shen. Theoretical modeling of superscalar processor performance. In MICRO-27, 1994.
20. D. Ofelt and J. L. Hennessy. Efficient performance prediction for modern microprocessors. In SIGMETRICS, 2000.
21. M. Oskin, F. T. Chong, and M. Farrens. Hls: combining statistical and symbolic simulation to guide microprocessor designs. In ISCA-27, 2000.
22. R. Rao, M. Oskin, and F. T. Chong. Hlspower: Hybrid statistical modeling of the superscalar power-performance design space. In HiPC, 2002.
23. B. F. Roland E. Wunderlich, Thomas F. Wenisch and J. C. Hoe. Smarts: Accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA-30, 2003.
24. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X, 2002.
25. The Standard Performance Evaluation Corporation (SPEC) CPU 2000 Benchmark Suite. http://www.spec.org/cpu2000/.
26. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. Cacti 4.0. Technical Report HPL-2006-86, HP Laboratories Palo Alto, 2006.
27. K. Vaswani, M. J. Thazhuthaveetil, Y. N. Srikant, and P. J. Joseph. Microarchitecture sensitive empirical models for compiler optimizations. In CGO, 2007.