Initial observations of the simultaneous multithreading Pentium 4 processor

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2003-January, Issue , 2003, Pages 26-34

  Tuck, N ^a   Tullsen, D M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIPROGRAMMING; PARALLEL ARCHITECTURES; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; RECONFIGURABLE HARDWARE;

COMMUNICATION THROUGHPUTS; HYPER-THREADING; IN CONTEXTS; MULTI-THREADING; PARALLEL SPEEDUPS; PENTIUM 4; PENTIUM 4 PROCESSORS; SIMULTANEOUS MULTI-THREADING;

MULTITASKING;

EID: 34547715870     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2003.1237999     Document Type: Conference Paper

References (31)

1. Using spin-loops on intel pentium 4 processor and intel xeon processor. Application note, Intel Corporation, May 2001.
2. A. Agarwal, J. Kubiatowicz, D. Kranz, B.-H. Lim, D. Yeung, G. D'Souza, and M. Parkin. Sparcle: An evolutionary processor design for large-scale multiprocessors. IEEE Micro, June 1993.
3. R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The tera computer system. In International Conference on Supercomputing, pages 1-6, June 1990.
4. J. Emer. Simultaneous multithreading: Multiplying alpha's performance. In Microprocessor Forum, Oct. 1999.
5. M. J. Flynn, A. Podvin, and K. Shimizu. Parallel Processing Systems, Technologies, and Applications, chapter A multiple instruction stream processor with shared resources, pages 251-286. Spartan Books, 1970.
6. J. G.E. Daddis and H. Torng. The concurrent execution of multiple instruction streams on superscalar processors. In International Conference on Parallel Processing, pages I:76-83, Aug. 1991.
7. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the pentium4 processor. Intel Technology Journal, 2001.
8. H. Hirata, K. Kimura, S. Nagamine, Y. Mochizuki, A. Nishimura, Y. Nakase, and T. Nishizawa. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In 19th Annual International Symposium on Computer Architecture, pages 136-145, May 1992.
9. S. Keckler and W. Dally. Processor coupling: Integrating compile time and runtime scheduling for parallelism. In 19th Annual International Symposium on Computer Architecture, pages 202-213, May 1992.
10. J. Laudon, A. Gupta, and M. Horowitz. Interleaving: A multithreading technique targeting multiprocessors and workstations. In Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 308-318, Oct. 1994.
11. J. Lo, S. Eggers, J. Emer, H. Levy, R. Stamm, and D. Tullsen. Converting thread-level parallelism into instruction level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems, 15(3):322-354, Aug. 1997.
12. J. Lo, S. Eggers, H. Levy, S. Parekh, and D. Tullsen. Tuning compiler optimizations for simultaneous multithreading. In 30th International Symposium on Microarchitecture, Dec. 1997.
13. D. Marr, F. Binns, D. Hill, G. Hinton, K. Koufaty, J. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture: a hypertext history. Intel Technical Journal, 1(1), Feb. 2002.
14. J. D. McCalpin. Sustainable memory bandwidth in current high performance computers. Technical report, Silicon Graphics, Oct. 1995.
15. L. W. McVoy and C. Staelin. lmbench: Portable tools for performance analysis. In USENIX Annual Technical Conference, pages 279-294, 1996.
16. N. Mitchell, L. Carter, J. Ferrante, and D. Tullsen. Ilp versus tlp on smt. In Supercomputing '99, Nov. 1999.
17. R. Prasadh and C.-L. Wu. A benchmark evaluation of a multi-threaded RISC processor architecture. In International Conference on Parallel Processing, pages I:84-91, Aug. 1991.
18. J. Redstone, S. Eggers, and H. Levy. An analysis of operating system behavior on a simultaneous multithreaded architecture. In Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
19. L. E. Shar and E. S. Davidson. A multiminiprocessor system implemented through pipelining. IEEE Computer, 7(2), Feb. 1974.
20. U. Sigmund and T. Ungerer. Lecture Notes in Computer Science 1123:797-800, chapter Identifying Bottlenecks in Multithreaded Superscalar Multiprocessors. springer-verlag, 1996.
21. B. Smith. Architecture and implications of the HEP multiprocessor computer system. In SPIE Real Time Signal Processing IV, pages 241-248, 1981.
22. A. Snavely and D. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading architecture. In Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
23. A. Snavely, D. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In 2002 International Conference on Measurement and Modeling of Computer Systems (Sigmetrics 02), June 2002.
24. J. Thornton. Parallel operations in control data 6600. In Proceedings of the AFIPS Fall Joint Computer Conference, 1964.
25. M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliaro, and S. S. Tse. The MAJC architecture: A synthesis of parallelism and scalability. IEEE Micro, 20(6), Nov. 2000.
26. D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, Dec. 1996.
27. D. Tullsen and J. Brown. Handling long-latency loads in a simultaneous multithreading processor. In 34th International Symposium on Microarchitecture, Dec. 2001.
28. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In 23rd Annual International Symposium on Computer Architecture, May 1996.
29. D. Tullsen, S. Eggers, and H. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, June 1995.
30. D. Tullsen, J. Lo, S. Eggers, and H. Levy. Supporting fine-grained synchronization on a simultaneous multithreading processor. In Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, Jan. 1999.
31. W. Yamamoto and M. Nemirovsky. Increasing superscalar performance through multistreaming. In Conference on Parallel Architectures and Compilation Techniques, pages 49-58, June 1995.