Intrinsic checkpointing: A methodology for decreasing simulation time through binary modification

ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn 2005, Issue , 2005, Pages 78-88

  Ringenberg, Jeff ^a   Pelosi, Chris ^a   Oehmke, David ^a   Mudge, Trevor ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY MODIFICATION; INTRINSIC CHECKPOINTING; SIMPOINT; WORKLOAD;

BENCHMARKING; CODES (SYMBOLS); COMPUTER SIMULATION; COMPUTER SOFTWARE PORTABILITY;

BINARY SEQUENCES;

EID: 33744471950     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2005.1430561     Document Type: Conference Paper

References (14)

1. A.J. KleinOsowski, J. Flynn, N. Meares, D. J. Lilja, "Adapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research", Workshop on Workload Characterization, International Conference on Computer Design, Austin, TX, September 2000.
2. L. Eeckhout, H. Vandierendonck, and K. De Bosschere, "Designing Computer Architecture Research Workloads - MinneSPEC", Computer, Volume 36, Issue 2, February 2003, pp. 65-71.
3. R.E. Wunderlich, T.F. Wenisch, B. Falsafi, and J.C. Hoe, "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", Proceedings of the 30th Annual International Symposium on Computer Architecture, San Diego, CA, June 2003.
4. E. Perelman, G. Hamerly, and B. Calder, "Picking Statistically Valid and Early Simulation Points", Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, New Orleans, LA, October 2003.
5. G. Hamerly, E. Perelman, and B. Calder, "How to Use SimPoint to Pick Simulation Points", ACM SIGMETRICS Performance Evaluation Review, 2004.
6. T. Sherwood, E. Perelman, G. Hamerly and B. Calder, "Automatically Characterizing Large Scale Program Behavior", Proc. of 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, October 2002.
7. P.K. Szwed, D. Marques, R.M. Buels, S.A. McKee, and M. Schulz, "SimSnap: Fast-Forwarding via Native Execution and Application-Level Checkpointing", The 8th Workshop on the Interaction between Compilers and Computer Architectures, Madrid, Spain, February 2004.
8. D. A. Wood, M. D. Hill, and R. E. Kessler, "A Model for Estimating Trace-Sample Miss Ratios", ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, San Diego, CA, May 1991.
9. R. E. Kessler, M. D. Hill, and D. A. Wood, "A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches", IEEE Transactions on Computers, Volume 43, Number 6, June 1994, pp. 664-675.
10. T. M. Conte, M. A. Hirsch, and W.W. Hwu, "Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation", IEEE Transactions on Computers, Volume 47, Number 6, June 1998, pp. 714-720.
11. J. Haskins and K. Skadron, "Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation", Proceedings of the 2003 International Symposium on Performance Analysis of Systems and Software, Austin, IX, March 2003.
12. J. L. Henning, "SPEC CPU2000: Measuring CPU performance in the new millennium", IEEE Computer, Volume 33, Number 7, July 2000, pp. 28-35.
13. SimpleScalar, LLC. http://www.simplescalar.com/.
14. Compaq Computer Corporation, Alpha 21264 Microprocessor Hardware Reference Manual, July 1999.