Characterizing the branch misprediction penalty

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 48-58

  Eyerman, Stijn ^a   Smith, James E ^b   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

^b UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER AIDED INSTRUCTION; COMPUTER SYSTEMS PROGRAMMING; PIPELINE PROCESSING SYSTEMS;

INTERVAL ANALYSIS; SUPERSCALAR PROCESSORS;

PROGRAM PROCESSORS;

EID: 33750834457     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Proceedings of the 2nd Annual Workshop on Memory Performance Issues (WMPI 2002) held in conjunction with ISCA-29, May 2002.
2. T. S. Karkhanis and J. E. Smith. A first-order superscalar processor model. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA-31), pages 338-349, June 2004.
3. P. Michaud, A. Seznec, and S. Jourdan. Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT-1999), pages 2-10, Oct. 1999.
4. P. Michaud, A. Seznec, and S. Jourdan. An exploration of instruction fetch requirement in out-of-order superscalar processors. Internal Journal on Parallel Programming, 29(1), Feb. 2001.
5. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), pages 45-57, Oct. 2002.
6. T. M. Taha and D. S. Wills. An instruction throughput model of superscalar processors. In Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP), June 2003.
7. D. W. Wall. Limits of instruction-level parallelism. In Proceedings of the fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), pages 176-188, April 1991.