Enhancing multiprocessor architecture simulation speed using matched-pair comparison

ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn 2005, Issue , 2005, Pages 89-99

  Ekman, Magnus ^a   Stenstrom, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; PROGRAM PROCESSORS; SAMPLING; STATISTICAL METHODS;

ARBITRARY ACCURACY; MATCHED-PAIR COMPARISON; MULTIPROCESSOR SIMULATION; SIMULATION SPEED; WORKLOADS;

MULTIPROCESSING SYSTEMS;

EID: 33744483411     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2005.1430562     Document Type: Conference Paper

References (21)

1. A. Alameldeen and D. Wood. Variability in Architectural Simulations of Multi-threaded Workloads. Proceedings of the 9th Annual International Symposium on High-Performance Computer Architecture (HPCA-9), February 2003.
2. J-L. Baer and W.-H Wang. On the inclusion properties for multi-level cache hierarchies. Proceedings of the 15th Annual International Symposium on Computer architecture, 1988.
3. M. Van Biesbrouck, T. Sherwood and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2004.
4. J. Chen, M. Dubois, and P. Stenstrom. SimWattch: An Approach to Integrate Complete-System with User-Level Performance/ Power Simulators. Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2003.
5. S. Chen. Direct SMARTS: Accelerating Microarchitectural Simulation through Direct Execution. Technical Report #2004-01. Computer Architecture Lab at Carnegie Mellon, 2004.
6. W. G. Cochran. Sampling Techniques. Wiley & Sons, USA, 1977.
7. B. Davies, J-Y. Bouguet, M. Polito and M. Annavaram. iPART: An Automated Phase Analysis and Recognition Tool. Microprocessor Research Labs - Intel Corporation. Tech report, 2004.
8. IBM. POWER4 System Microarchitecture. Technical White Paper, October 2001.
9. Y. Luo and L. K. John. Efficiently Evaluating Speedup Using Sampled Processor Simulation. Computer Architecture Letters, Volume 3, Sept. 2004.
10. P. S. Magnusson, F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, F. Lundholm, A. Moestedt, J. Nilsson, P. Stenstrom and B. Werner. SimICS/sun4m: A Virtual Workstation. Proceedings of Usenix Annual Technical Conference, Jun. 1998, pp. 119-130.
11. C. Mauer, M. Hill and D. Wood. Full-system timing-first simulation. Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, 2002.
12. V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM reference manual, version 1.0. Technical Report 9705, Rice University, Department of Electrical and Computer Engineering, 1997.
13. H. Paul, R. Cohn, M. Charney, R. Kapoor, A. Sun, and A. Karjnanidhi. Pinpointing Representative Portions of Large Intel® Itanium® Programs with Dynamic Instrumentation. Proceedings of the 37th International Symposium on Micro architecture, 2004.
14. E. Perelman, G. Hamerly, and B. Calder. Picking Statistically Valid and Early Simulation Points. International Conference on Parallel Architectures and Compilation Techniques, September 2003.
15. T. Sherwood, E. Perelman and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2001.
16. T. Sherwood, E. Perelman, G. Hamerly and B. Calder. Automatically Characterizing Large Scale Program Behavior. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), October 2002
17. Sun Microsystems. Introduction to Throughput Computing. Technical White Paper, February 2003.
18. D. D Wackerly, W. Mendenhall III and R. L. Scheaffer. Mathematical Statistics with Applications, Sixth Edition. Duxbury Advanced Series, 2002.
19. S. Woo, M. Ohara, E. Torrie, J. Singh and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. Proceedings of the 22th International Symposium on Computer Architecture, pages 24-36, June 1995.
20. R. E. Wunderlich, T. F. Wenisch, B. Falsafi and J. C. Hoe. SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling. International Symposium on Computer Architecture (ISCA), June, 2003.
21. R. E. Wunderlich, T. F. Wenisch, B. Falsafi and J. C. Hoe. An Evaluation of Stratified Sampling of Microarchitecture Simulations. Workshop on Duplicating, Deconstructing and Debunking in conjunction with ISCA, June 2004.