Efficient design space exploration of high performance embedded out-of-order processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Eyerman, Stijn ^a   Eeckhout, Lieven ^a   De Bosschere, Koen ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; EMBEDDED SYSTEMS; GENETIC ALGORITHMS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; STATISTICAL METHODS;

MULTI-OBJECTIVE OPTIMIZATIONS; PROCESSOR DESIGN; TWO-PHASE SIMULATION;

COMPUTER ARCHITECTURE;

EID: 34047158789     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243735     Document Type: Conference Paper

References (18)

1. J. Axelsson. Architecture synthesis and partitioning of realtime systems: A comparison of three heuristic search strategies. In CODES, pages 161-166, Mar. 1997.
2. K. Deb. Multi-Objective Optimization using Evolutionary Algorithms. Wiley, 2001.
3. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. De Bosschere, and L. K. John. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In ISCA, pages 350-361, June 2004.
4. W. Fornaciari, D. Sciuto, C. Silvano, and V. Zaccaria. A design framework to efficiently explore energy-delay tradeofss. In CODES, pages 260-265, Apr. 2001.
5. M. Gries. Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal, 38(2):131-183, 2004.
6. G. J. Hekstra, P. B. G. D. La Hei, and F. W. Sijstermans. Tri-Media CPU64 design space exploration. In ICCD, Oct. 2001.
7. A. Jaszkiewicz. Multiple Objective Metaheuristic Algorithms for Combinatorial Optimization. PhD thesis, Poznan University of Technology, Poland, 2001.
8. V. Kathail, S. Aditya, R. Schreiber, B. R. Rau, D. Cronquist, and M. Sivaraman. PICO: Automatically designing custom computers. IEEE Computer, 35(9):39-47, 2002.
9. S. Mohanty, V. K. Prasanna, S. Neema, and J. Davis. Rapid design space exploration for heterogeneous embedded systems using symbolic search and multi-granular simulation. In LCTES-SCOPES, pages 18-27, June 2002.
10. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In PACT, pages 15-24, Sept. 2001.
11. M. Oskin, F. T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor design. In ISCA, pages 71-82, June 2000.
12. M. Palesi and T. Givargis. Multi-objective design space exploration using genetic algorithms. In CODES, pages 67-72, May 2002.
13. T. Sherwood, M. Oskin, and B. Calder. Balancing design options with Sherpa. In CASES, Oct. 2004.
14. G. Snider. Spacewalker: Automated design space exploration for embedded computer systems. Tech Report HPL-2001-220, HP Laboratories Palo Alto, Sept. 2001.
15. V. Srinivasan, S. Radhakrishnan, and R. Vemuri. Hardware software partitioning with integrated hardware design space exploration. In DATE, pages 812-817, Feb. 1998.
16. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In SIGMETRICS'93, pages 24-35, 1993.
17. E. Zitzler, M. Laumanns, and L. Thiele. SPEA2: Improving the strength pareto evolutionary algorithm. Tech Report TIK-Report 103, ETH Zurich, May 2001.
18. E. Zitzler and L. Thiele. Multiobjective evolutionary algorithms: A comparative case study and the strength pareto approach. IEEE Transactions on Evolutionary Computation, 3(4):257-271, Nov. 1999.