Branch trace compression for snapshot-based simulation

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 25-36

  Barr, Kenneth C ^a   Asanović, Krste ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BRANCH TRACE COMPRESSION; MICROARCHITECTURE SIMULATION; SNAPSHOT-BASED SIMULATION;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; GENERAL PURPOSE COMPUTERS; INFORMATION ANALYSIS; MATHEMATICAL MODELS;

IMAGE COMPRESSION;

EID: 33750822986     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. K. C. Barr, H. Pan, M. Zhang, and K. Asanoyić. Accelerating a multiprocessor simulation with a memory timestamp record. In Int'l Symp. on Perf. Analysis of Systems and Software, Mar. 2005.
2. M. V. Biesbrouck, L. Eeckhout, and B. Calder. Efficient sampling startup for sampled processor simulation. In Int'l Conf. on High Performance Embedded Architectures and Compilers, Nov. 2005.
3. D. C. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
4. M. Burtscher, I. Ganusov, S. J. Jackson, J. Ke, P. Ratanaworab-han, and N. B. Sam. The VPC trace-compression algorithms. IEEE Trans. on Computers, 54(11), Nov. 2005.
5. M. Burtscher and M. Jeeradit. Compressing extended program traces using value predictors. In Int'l Conf. on Parallel Architectures and Compilation Techniques, Sept. 2003.
6. M. Burtscher and N. B. Sam. Automatic generation of high-performance trace compressors. In Int'l Symp. on Code Generation and Optimization, Mar. 2005.
7. I.-C. K. Chen, J. T. Coffey, and T. N. Mudge. Analysis of branch prediction via data compression. In Int'l Conf. on Architectural Support for Prog. Languages and Operating Systems, 1996.
8. J. G. Cleary and I. H. Witten. Data compression using adaptive coding and partial string matching. IEEE Trans, on Communications, 32(4), Apr. 1984.
9. K. Driesen and U. Hölzle. The cascaded predictor: Economical and adaptive branch target prediction. In Int'l Symp. on Microarchitecture, Dec. 1998.
10. E. Federovsk, M. Feder, and S. Weiss. Branch prediction based on universal data compression algorithms. In Int'l Symp. on Computer Architecture, June 1998.
11. J. Gailly and M. Adler, gzip 1.3.3. http://www.gzip.org, 2002.
12. J. W. Haskins and K. Skadron. Memory reference reuse latency: Accelerated warmup for sampled microarchitecture. In Int'l Symp. on Perf. Analysis of Systems and Software, Mar. 2003.
13. M. D. Hill and A. J. Smith. Evaluating associativity in CPU caches. IEEE Trans, on Computers, C-38(12), Dec 1989.
14. J. Kalamatianos and D. R. Kaeli. Predicting indirect branches via data compression. In Int'l Symp. on Microarchitecture, 1998.
15. R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2), March-April 1999.
16. A. KleinOsowski and D. J. Lilja. MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, vol. 1, June 2002.
17. P. Michaud. A PPM-like, tag-based predictor. In Championship Branch Prediction Competition, 2004.
18. A. Milenkovic and M. Milenkovic. Exploiting streams in instruction and data address trace compression. In IEEE Workshop on Workload Characterization, Oct. 2003.
19. A. Milenkovic, M. Milenkovic, and J. Kulick. N-tuple compression: A novel method for compression of branch instruction traces. In Int'l Corf. on Parallel and Distributed Computing Systems, Aug 2003.
20. M. Milenkovic, A. Milenkovic, and J. Kulick. Demystifying Intel branch predictors. In Workshop on Duplicating, Deconstructing and Debunking, May 2002.
21. E. Perelman, G. Hamerly, and B. Calder. Picking statistically valid and early simulation points. In Int'l Conf. on Parallel Architectures and Compilation Techniques, Sep 2003.
22. J. C. Ram Srinivasan and S. Cooper. Fast, accurate microarchitecture simulation using statistical phase detection. In Int'l Symp. on Perf. Analysis of Systems and Software, Mar 2005.
23. J.Seward. bzip2 1.0.2. http://www.bzip.org.2001.
24. D. Shkarin. PPM: one step to practicality. In Data Compression Corf., 2002.
25. J. W. Stark, personal communication via email, Oct. 2005.
26. J. W. Stark and C. Wilkerson et al. The 1st JILP championship branch prediction competition. In Workshop at MICRO-37 and Journal of ILP, Jan. 2005. http://www.jilp.org/cbp/.
27. R. A. Sugummar. Multi-Configuration Simulation Algorithms for the Evaluation of Computer Architecute Designs. PhD thesis, University of Michigan, Aug. 1993. Technical Report CSE-TR-173-93.
28. J. G. Thompson. Efficient analysis of caching systems. PhD thesis, University of California at Berkeley, 1987.
29. T. F. Wenisch, R. E. Wunderlich, B. Falsafi, and J. C. Hoe. Turbosmarts: accurate microarchitecture simulation sampling in minutes. SIGMETRICS Perform. Eval. Rev., 33(1), 2005.
30. R. Wunderlich et al. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Int'l Symp. on Computer Architecture, June 2003.