Automatic synthesis of high-speed processor simulators

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 55-66

  Burtscher, Martin ^a   Ganusov, Ilya ^a  

^a Department of Obstetrics Gynecology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODE REMOVAL; HIGH-SPEED PROCESSOR SIMULATORS; MEMORY HIERARCHY; MIXED-MODE EXECUTION;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; HEURISTIC METHODS; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM COMPILERS;

PROGRAM PROCESSORS;

EID: 21644483075     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2004.7     Document Type: Conference Paper

References (44)

1. A. Adl-Tabatabai, M. Cierniak, G. Lueh, V. M. Parikh and J. M. Stichnoth. "Fast, Effective Code Generation in a Just-In-Time Java Compiler." ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 280-290. May 1998.
2. Alpha Architecture Handbook, Version 4. ftp://ftp.digital. com/pub/Digital/info/semiconductor/literature/alphaahb.pdf
3. T. Austin, E. Larson and D. Ernst. "SimpleScalar: An Infrastructure for Computer System Modeling." IEEE Computer, Volume 35, Issue 2, pp. 59-67. February 2002.
4. T. Bail and J. R. Larus. "Optimally Profiling and Tracing Programs." ACM Transactions on Programming Languages and Systems, Vol. 16:4, pp. 1319-1360. July 1994.
5. C. Bechem, J. Combs, N. Utamaphethai, B. Black, R. D. S. Blanton and J. P. Shen. "An Integrated Functional Performance Simulator." IEEE Micro, pp. 26-35. May 1999.
6. D. Burger and T. M. Austin. "The Simplescalar Tool Set Version 2.0." Technical Report 1342, Computer Sciences Department, University of Wisconsin. June 1997.
7. C. Cifuentes and M. V. Emmerik. "UQBT: Adaptable Binary Translation at Low Cost." IEEE Computer, 33(3), pp. 60-66. March 2000.
8. R.F. Cmelik and D. Keppel. "Shade: A Fast Instruction Set Simulator for Execution Profiling." ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 128-137. May 1994
9. T. M. Conte, M. A. Hirsch and K. N. Menezes. "Reducing State Loss for Effective Trace Sampling of Superscalar Processors." International Conference on Computer Design, pp. 468-477. October 1996.
10. J. Emer, P. Ahuja, E. Borch, A. Klauser, L. Chi-Keung, S. Manne, S. S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa and T. Juan. "Asim: A Performance Model Framework." IEEE Computer, Volume: 35, Issue: 2, pp. 68-76. February 2002.
11. A. Eustace and A. Srivastava. "ATOM: A Flexible Interface for Building High Performance Program Analysis Tools." WRL Technical Note TN-44, Digital Western Research Laboratory, Palo Alto. July 1994.
12. R. M. Fujimoto and W. B. Campbell. "Direct Execution Models of Processor Behavior and Performance." Winter Simulation Conference, pp. 751-758. December 1987
13. S. R. Goldschmidt and H. Davis. "Tango Introduction and Tutorial." Technical Report CSL-TR-90-410, Stanford University. 1990.
14. M. Gschwind, E. R. Altman, S. Sathaye, P. Ledak and D. Appenzeller. "Dynamic and Transparent Binary Translation". IEEE Computer, 33(3), pp. 54-59. March 2000.
15. J. W. Haskins and K. Skadron. "Minimal Subset Evaluation: Rapid Warm-Up for Simulated Hardware State." International Conference on Computer Design, pp. 32-39. September 2001.
16. J. K. Hollingsworth, B. P. Miller and J. Cargille. "Dynamic Program Instrumentation for Scalable Performance Tools." Scalable High-performance Computing Conference, pp. 841-850. May 1994
17. R. J. Hookway and M. A. Herdeg. "DIGITAL FX!32: Combining Emulation and Binary Translation." Digital Technical Journal, 9(1). August 1997.
18. http://h30097.www3.hp.com/dtk/spike_ov.html
19. http://www.denkart.com/astoc/index.htm
20. http://www.pennington.com/xtran.htm
21. http://www.spec.org/osg/cpu2000/
22. C.J. Hughes, V.S. Pai, P. Ranganathan and S.V. Adve. "Rsim: Simulating Shared-Memory Multiprocessors with ILP Processors." IEEE Computer, Volume 35, Issue 2, pp. 40-49. February 2002.
23. R. E. Kessler, E. J. McLellan and D. A. Webb. "The Alpha 21264 Microprocessor Architecture." International Conference on Computer Design, pp. 90-95. October 1998.
24. V. Krishnan and J. Torrellas. "A Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors." International Conference on Parallel Architectures and Compilation Techniques, pp. 286-293. October 1998.
25. T. Lafage and A. Seznec. "Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream." Kluwer International Series in Engineering and Computer Science Series, Workload Characterization of Emerging Computer Applications, pp. 145-163. 2001.
26. S. Laha, J. H. Patel and R. K. Iyer. "Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems." IEEE Transactions on Computers, Volume C-37(11), pp. 1325-1336. February 1988.
27. E. Larson, S. Chatterjee and T. Austin. "MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling." IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 1-9. November 2001.
28. J. R. Larus and E. Schnarr. "EEL: Machine-Independent Executable Editing." ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 291-300. June 1995.
29. G. Lauterbach. "Accelerating Architectural Simulation by Parallel Execution of Trace Samples." Hawaii Interna tional Conference on System Sciences, Volume 1: Architecture, pp. 205-210. January 1994.
30. P. S. Magnusson. "Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter." Winter Simulation Conference, pp. 1093-1100. Dec. 1997.
31. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt and B. Werner. "SimICS: A Full System Simulation Platform." IEEE Computer, Volume 35:2, pp. 50-58. February 2002.
32. H. Massalin. "Synthesis: An Efficient Implementation of Fundamental Operating System Services." PhD thesis, Columbia University. 1992.
33. A. Nguyen, M. Michael, A. Sharma and J. Torrellas. "The Augmint Multiprocessor Simulation Toolkit for Intel x86 Architectures." International Conference on Computer Design, pp. 486-490. 1996.
34. A. Paithankar. "AINT: A Tool for Simulation of Shared-Memory Multiprocessors." Master's Thesis, University of Colorado at Boulder. 1996.
35. E. Perelman, G. Hamerly and B. Calder. "Picking Statistically Valid and Early Simulation Points." International Conference on Parallel Architectures and Compilation Techniques, pp. 244-255. September 2003.
36. M. Rosenblum, E. Bugnion, S. Devine and S. A. Herrod. "Using the SimOS Machine Simulator to Study Complex Computer Systems." ACM Transactions on Modeling and Computer Simulation, pp. 78-103. January 1997.
37. T. Sherwood, E. Perelman, G. Hamerly and B. Calder. "Automatically Characterizing Large Scale Program Behavior." International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 45-57. October 2002.
38. A. Srivastava and A. Eustace. "ATOM: A System for Building Customized Program Analysis Tools." Conference on Programming Language Design and Implementation, pp. 196-205. June 1994.
39. J. E. Veenstra and R. J. Fowler. "MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors." Second International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), pp. 201-207. January 1994.
40. E. Witchel and M. Rosenblum. "Embra: Fast and Flexible Machine Simulation." ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pp. 68-79. May 1996.
41. R. E. Wunderlich, T. F. Wenisch, B. Falsafi and J. C. Hoe. "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling." International Symposium on Computer Architecture, pp. 84-97. June 2003.
42. B. Yang, S. Moon, S. Park, J. Lee, S. Lee, J. Park, Y. C. Chung, S. Kim, K. Ebcioglu and E. Altman. "LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation." International Conference on Parallel Architectures and Compilation Techniques. October 1999.
43. C. Zheng and C. Thompson. "PA-RISC to IA-64: Transparent Execution, No Recompilation." IEEE Computer, 33(3), pp. 47-52. March 2000.
44. V. Zivojnovic and H. Meyr. "Compiled HW/SW cosimulation." 33rd ACM IEEE Design Automation Conference, pp. 690-695. June 1996.