Hybrid analytical modeling of pending cache hits, data prefetching, and mshrs

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 59-70

  Chen, Xi E ^a   Aamodt, Tor M ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; ANALYTICAL MODELING; AVERAGE ERRORS; CACHE BLOCKS; DATA-PREFETCHING; MEMORY SYSTEMS; MODELING PERFORMANCE; ORDERS OF MAGNITUDE; PERFORMANCE DESIGN; PERFORMANCE IMPACT; PREFETCHES; PREFETCHING; PROCESSOR DESIGN; SPATIAL LOCALITY; SUPERSCALAR PERFORMANCE;

HYBRID SYSTEMS; TRACE ANALYSIS; WINDOWS;

SIMULATORS;

EID: 64949144540     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771779     Document Type: Conference Paper

References (37)

1. A. Agarwal, M. Horowitz, and J. Hennessy. An Analytical Cache Model. TOCS, 7(2): 184-215, 1989.
2. J.-L. Baer and T.-F. Chen. An Effective On-chip Preloading Scheme to Reduce Data Access Penalty. In SC, pages 176-186, 1991.
3. S. Belayneh and D. R. Kaeli. A discussion on non-blocking/lockup-free caches. SIGARCH Comput. Archit. News, 24(3): 18-25, 1996.
4. D. Boggs, A. Baktha, J. Hawkins, D. T. Marr, J. A. Miller, P. Roussel, R. Singhal, B. Toll, and K. Venkatraman. The Microarchitecture of the Intel® Pentium® 4 Processor on 90nm Technology. Intel® Technology Journal, 8(1), 2004.
5. D. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. SIGARCH Computer Architecture News, 25(3):13-25, 1997.
6. M. C. Carlisle. Olden: Parallelizing Programs with Dynamic Data Structures on Distributed-Memory Machines. PhD thesis, Princeton University, June 1996.
7. X. E. Chen and T. M. Aamodt. An improved analytical superscalar microprocessor memory model. In 4th Workshop on Modeling, Benchmarking and Simulation (MoBS 2008), pages 7-16, June 2008.
8. C. K. Chow. On Optimization of Memory Hierarchies. IBM J. Res. Dev., (2):194-203, 1974.
9. A. Cristal, O. Santana, M. Valero, and J. F. Martínez. Toward Kilo-instruction Processors. ACM TACO, 1(4):389-417, 2004.
10. J. Emer, P. Ahuja, E. Borch, A. Klauser, C.-K. Luk, S. Manne, S. S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, and T. Juan. Asim: A Performance Model Framework. IEEE Computer, 35(2):68-76, 2002.
11. S. Eyerman. Analytical Performance Analysis and Modeling of Superscalar and Multi-threaded Processors. PhD thesis, Ghent, 2008.
12. S. Eyerman, L. Eeckhout, T. S. Karkhanis, and J. E. Smith. A Performance Counter Architecture for Computing Accurate CPI Components. In ASPLOS-XII, pages 175-184, 2006.
13. K. I. Farkas, N. P. Jouppi, and P. Chow. How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors? In HPCA-1, page 78, 1995.
14. J. D. Gindele. Buffer Block Prefetching Method. IBM Technical Disclosure Bulletin, 20(2):696-697, 1977.
15. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium® 4 Processor. Intel® Technology Journal, 5(1), 2001.
16. B. L. Jacob, P. M. Chen, S. R. Silverman, and T. N. Mudge. An Analytical Model for Designing Memory Hierarchies. IEEE Trans. Computer, 45(10):1180-1194, 1996.
17. N. P. Jouppi. Improving Direct-mapped Cache Performance by the Addition of a Small Fully-associative Cache and Prefetch Buffers. In ISCA-17, pages 364-373, 1990.
18. T. S. Karkhanis. Automated Design of Application-specific Superscalar Processors. PhD thesis, University of Wisconsin, 2006.
19. T. S. Karkhanis and J. E. Smith. A First-order Superscalar Processor Model. In ISCA-31, pages 338-349, 2004.
20. T. S. Karkhanis and J. E. Smith. Automated Design of Application Specific Superscalar Processors: An Analytical Approach. In ISCA-34, pages 402-411, 2007.
21. D. Kroft. Lockup-free Instruction Fetch/Prefetch Cache Organization. In ISCA-8, pages 81-87, 1981.
22. Lieven Eeckhout. Personal Communication. Sept, 2008.
23. J. E. MacDonald and K. L. Sigworth. Storage Hierarchy Optimization Procedure. IBM J. Res. Dev., 19(2):133-140, 1975.
24. P. Michaud, A. Seznec, and S. Jourdan. Exploring Instruction-Fetch Bandwidth Requirement in Wide-issue Superscalar Processors. In PACT, pages 2-10, 1999.
25. P. Michaud, A. Seznec, and S. Jourdan. An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar Processors. Int'l Journal of Parallel Programming, 29(1):35-38, 2001.
26. D. B. Noonburg and J. P. Shen. Theoretical Modeling of Superscalar Processor Performance. In MICRO-27, pages 52-62, 1994.
27. D. B. Noonburg and J. P. Shen. A Framework for Statistical Modeling of Superscalar Processor Performance. In HPCA-3, pages 298-309, 1997.
28. D. J. Ofelt. Efficient Performance Prediction for Modern Microprocessors. PhD thesis, Stanford University, 1999.
29. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In ASPLOS-X, pages 45-57, 2002.
30. A. J. Smith. Cache Memories. ACM Computing Surveys, 14(3):473-530, 1982.
31. Standard Performance Evaluation Corporation. SPEC CPU2000 benchmarks. http://www.spec.org.
32. Tejas S. Karkhanis. Personal Communication. Sept., 2008.
33. J. Tuck, L. Ceze, and J. Torrellas. Scalable Cache Miss Handling for High Memory-Level Parallelism. In MICRO-39, pages 409-422, 2006.
34. M. Vachharajani, N. Vachharajani, D. A. Penry, J. A. Blome, and D. I. August. Microarchitectural Exploration with Liberty. In MICRO-35, pages 271-282, 2002.
35. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling. In ISCA-30, pages 84-97, 2003.
36. J. J. Yi, L. Eeckhout, D. J. Lilja, B. Calder, L. K. John, and J. E. Smith. The Future of Simulation: A Field of Dreams. Computer, 39(11):22-29, 2006.
37. C. B. Zilles. Benchmark health considered harmful. SIGARCH Comput. Archit. News, 29(3):4-5, 2001.