Measuring experimental error in microprocessor simulation

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2001, Pages 266-277

  Desikan, R ^a   Burger, D ^a   Keckler, S W ^a  

^a University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER WORKSTATIONS; DYNAMIC RANDOM ACCESS STORAGE; MICROCOMPUTERS; OPTIMIZATION; STABILITY;

ALPHA 21264 PROCESSOR; MICROBENCHMARK;

COMPUTER SIMULATION;

EID: 0034844928     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/379240.565338     Document Type: Conference Paper

References (20)

1. Clock rate versus IPC: The end of the road for conventional microarchitectures
2. Calibration of microprocessor performance models
3. Performance analysis and its impact on design
4. The simplescalar tool set version 2.0
5. Multiple-banked register file architectures
6. A performance comparison of contemporary DRAM architectures
7. Flash vs. (simulated) Flash: Closing the simulation loop
8. Tradeoffs in two-level on-chip caching
9. The alpha 21264 microprocessor
10. The alpha 21264 micro-processor architecture
11. Lockup-free instruction fetch/prefetch cache organization
12. Simics/sun4m: A virtual workstation
13. The stream benchmark site
14. Lmbench: Portable tools for performance analysis
15. RSim: A simulator for shared-memory multiprocessor and uniprocessor systems that exploit ILP
16. Performance simulation of an alpha microprocessor
17. Complete computer simulation: The SimOS approach
18. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers