Accelerating multiprocessor simulation with a memory timestamp record

ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn 2005, Issue , 2005, Pages 66-77

  Barr, Kenneth C ^a   Pan, Heidi ^a   Zhang, Michael ^a   Asanović, Krste ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTIONAL FAST-FORWARDING (FFW); MEMORY REFERENCE PATTERNS; MEMORY TIMESTAMP RECORD (MTR);

BUFFER STORAGE; COMPUTER NETWORKS; COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; MULTIPROCESSING SYSTEMS;

INTERCONNECTION NETWORKS;

EID: 33744497844     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2005.1430560     Document Type: Conference Paper

References (28)

1. A. Agarwal, J. Hennessy, and M. Horowitz. Cache performance of operating system and multiprogramming workloads. ACM Trans. on Computer Systems, 6(4), Nov 1988.
2. A. R. Alameldeen and D. A. Wood. Addressing workload variability in architectural simulations. In HPCA-9, Feb. 2003.
3. L. Ceze et al. Full circle: Simulating Linux clusters on Linux clusters. In Fourth LCI Int'l Conference on Linux Clusters: The HPC Revolution, June 2003.
4. T. M. Conte, M. A. Hirsch, and W. W. Hwu. Combining trace sampling with single pass methods for efficient cache simulation. IEEE Trans. on Computers, C-47(6), June 1998.
5. T. M. Conte, M. A. Hirsch, and K. N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. In Int'l Conference on Computer Design, Oct 1996.
6. M. Durbhakula, V. S. Pai, and S. V. Adve. Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors. In HPCA-5, Jan. 1999.
7. N. Hardavellas at al. Simflex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. ACM SIGMETRICS Performance Evaluation Review, 31(4):31-35, March 2004.
8. J. Haskins, Jr. and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In ISPASS, pages 195-203, Mar. 2003.
9. M. D. Hill and A. J. Smith. Evaluating associativity in CPU caches. IEEE Trans. on Computers, 38(12):1612-1630, 1989.
10. R. E. Kessler, M. D. Hill, and D. A. Wood. A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Trans. on Computers, 1994.
11. S. Laha, J. A. Patel, and R. K. Iyer. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Trans. on Computers, Feb 1988.
12. G. Lauterbach. Accelerating architectural simulation by parallel execution of trace samples. Technical Report TR-93-22, Sun Microsystems Laboratories, Dec. 1993.
13. K. Lawton et al. Bochs. http://bochs.sourcef orge.net, July 2004.
14. C. Leiserson et al. Cilk 5.3.2. http://supertech.les.mit.edu/cilk, June 2000.
15. P. S. Magnusson et al. Simics: A full system simulation platform. IEEE Computer, Feb. 2002.
16. S.S. Mukherjee et al. Wisconsin Wind Tunnel II: A fast, portable parallel architecture simulator. IEEE Concurrency, 8(4): 12-20, October-December 2000.
17. S. Nussbaum and J. E. Smith. Statistical simulation of symmetric multiprocessor systems. In 35th Annual Simulation Symposium, Apr. 2002.
18. M. Oskin, F. T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor designs. In ISCA-27, Jun 2000.
19. E. Perelman, G. Hamerly, and B. Calder. Picking statistically valid and early simulation points. In PACT, Sep 2003.
20. A. Pimentel and L. Hertzberger. Distributed simulation of multicomputer architectures with Mermaid. In Symposium on Performance Evaluation of Computer and Telecommunication Systems, July 1998.
21. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-10, pages 45-57, 2002.
22. R. A. Sugummar. Multi-Configuration Simulation Algorithms for the Evaluation of Computer Architecture Designs. PhD thesis, University of Michigan, Aug. 1993. Technical Report CSE-TR-173-93.
23. J. G. Thompson. Efficient analysis of caching systems. PhD thesis, University of California at Berkeley, 1987.
24. M. Van Biesbrouck, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In ISPASS, Mar. 2004.
25. T. F. Wenisch, R. E. Wunderlich, B. Falsafi, and J. C. Hoe. TurboSMARTS: Accurate microarchitecture simulation sampling in minutes. Technical Report 2004-3, Computer Architecture Lab at Carnegie Mellon (CALCM), 2004.
26. E. Witchel and M. Rosenblum. Embra: Fast and flexible machine simulation. In Proceedings of ACM SIGMETRICS '96: Conference on Measurement and Modeling of Computer Systems, 1996.
27. R. Wunderlich et al. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA-30, June 2003.
28. G. Zheng, G. Kakulapati, and L. V. Kalé. Bigsim: A parallel simulator for performance prediction of extremely large parallel machines. In IPDPS-18, Santa Fe, NM, April 2004.