Understanding the effects of wrong-path memory references on processor performance

ACM International Conference Proceeding Series

Volumn 68, Issue , 2004, Pages 56-64

  Mutlu, Onur ^a   Kim, Hyesoon ^a   Armstrong, David N ^a   Patt, Yale N ^a  

^a The University of Texas at Austin   (United States)

Author keywords

cache pollution; data prefetching; execution driven simulation; processor performance analysis; speculative execution; wrong path modeling; wrong path memory references

Indexed keywords

CACHE POLLUTION; DATA-PREFETCHING; EXECUTION-DRIVEN SIMULATION; MEMORY REFERENCES; PROCESSOR PERFORMANCE; SPECULATIVE EXECUTION;

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTERS; NANOTECHNOLOGY; PROGRAM PROCESSORS;

CACHE MEMORY;

EID: 77954452886     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1054943.1054951     Document Type: Conference Paper

References (9)

1. R. I. Bahar and G. Albera. Performance analysis of wrong-path data cache accesses. In Workshop on Performance Analysis and its Impact on Design, 25th Annual Intl. Symposium on Computer Architecture, 1998.
2. R. Bhargava, L. K. John, and F. Matus. Accurately modeling speculative instruction fetching in trace-driven simulation. In Proceedings of the IEEE Performance, Computers and Communications Conference, pages 65-71, 1999.
3. M. G. Butler. Aggressive Execution Engines for Surpassing Single Basic Block Execution. PhD thesis, University of Michigan, 1993.
4. P.-Y. Chang, E. Hao, and Y. N. Patt. Predicting indirect jumps using a target cache. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 274-283, 1997.
5. S. McFarling. Combining branch predictors. Technical Report TN-36, Digital Western Research Laboratory, June 1993.
6. M. Moudgill, J.-D. Wellman, and J. H. Moreno. An approach for quantifying the impact of not simulating mispredicted paths. In Workshop on Performance Analysis and Its Impact in Design Workshop, 25th Annual Intl. Symposium on Computer Architecture, June 1998.
7. J. Pierce and T. Mudge. The e ect of speculative execution on cache performance. In Proceedings of the Intl. Parallel Processing Symposium, pages 172-179, 1994.
8. J. Pierce and T. Mudge. Wrong-path instruction prefetching. In Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture, pages 165-175, 1996.
9. T.-Y. Yeh and Y. N. Patt. Alternative implementations of two-level adaptive branch prediction. In Proceedings of the 19th Annual International Symposium on Computer Architecture, pages 124-134, 1992.