FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2007, Pages 249-261

  Chiou, Derek ^a   Sunwoo, Dam ^a   Kim, Joonsoo ^a   Patil, Nikhil A ^a   Reinhart, William ^a   Johnson, D Eric ^a   Keefe, Jebediah ^a   Angepat, Hari ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BEHAVIORAL RESEARCH; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FIRE FIGHTING EQUIPMENT; PLASMA WAVES; SPEED; TIME MEASUREMENT;

ACCELERATED SIMULATIONS; CYCLE ACCURATE; CYCLE ACCURATE SIMULATOR (CAS); ENTIRE SYSTEM; FULL-SYSTEM SIMULATORS; FUNCTIONAL MODELING; INSTRUCTION SET ARCHITECTURE (ISA); INSTRUCTION SETS; INTERNATIONAL SYMPOSIUM; MICRO ARCHITECTURES; OPERATING SYSTEMS (OS); ORDERS-OF-MAGNITUDE; SIMULATION METHODOLOGY; SIMULATION PERFORMANCE; SIMULATION SPEED; SOFTWARE DEVELOPERS; SYSTEM DESIGNS; SYSTEM SIMULATORS; WINDOWS XP;

SIMULATORS;

EID: 47349112481     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2007.36     Document Type: Conference Paper

References (35)

1. H. Angepat, D. Sunwoo, and D. Chiou. RAMP-White: An FPGA-Based Coherent Shared Memory Parallel Computer Emulator. In 8th Annual Austin CAS Conference, Mar. 2007.
2. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59-67, Feb. 2002.
3. F. Bellard. QEMU, a Fast and Portable Dynamic Translator. In USENIX 2005 Annual Technical Conference, FREENIX Track, pages 41-46, 2005.
4. R. Bhargava, L. Barnes, and B. Sander. AMD. personal email communication.
5. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-Oriented Full-System Simulation using M5. In Sixth Workshop on Computer Architecture Evaluation using Commerical Workloads (CAECW), Feb. 2003.
6. Bluespec webpage. http://www.bluespec.com.
7. P. Bohrer, J. Peterson, M. Elnozahy, R. Rajamony, A. Gheith, R. Rockhold, C. Lefurgy, H. Shafi, T. Nakra, R. Simpson, E. Speight, K. Sudeep, E. V. Hensbergen, and L. Zhang. Mambo: A Full System Simulator for the PowerPC Architecture. SIGMETRICS Perform. Eval. Rev., 31(4):8-12, 2004.
8. D. Chiou. FAST: FPGA-based Acceleration of Simulator Timing models. In Proceedings of the first Workshop on Architecture Research using FPGA Platforms, held in conjunction with HPCA-11, San Francisco, CA, Feb. 2005.
9. D. Chiou, H. Sanjeliwala, D. Sunwoo, J. Z. Xu, and N. Patil. FPGA-based Fast, Cycle-Accurate, Full-System Simulators. In Proceedings of the second Workshop on Architecture Research using FPGA Platforms, held in conjunction with HPCA-12, Austin, TX, Feb. 2006.
10. D. Chiou, D. Sunwoo, J. Kim, N. A. Patil, W. H. Reinhart, D. E. Johnson, and Z. Xu. The FAST Methodology for High-Speed SoC/Computer Simulation. In Proceedings of International Conference on Computer-Aided Design (ICCAD), 2007.
11. N. Dave, M. Pellauer, Arvind, and J. Emer. Implementing a Functional/Timing Partitioned Microprocessor Simulator with an FPGA. In Proceedings of the Workshop on Architecture Research using FPGA Platforms, held at HPCA-12, Feb. 2006.
12. J. Donald and M. Martonosi. An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation. Computer Architecture Letters, 5, Aug 2006.
13. DRC Computer. http://www.drccomputer.com/.
14. L. Eeckhout, R. H. B. Jr., B. Stougie, K. D. Bosschere, and L. K. John. Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies. In Proceedings of the International Symposium on Computer Architecture (ISCA), June 2004.
15. J. Emer. HASim talk at RAMP Retreat, June 2007.
16. J. Emer, P. Ahuja, E. Borch, A. Klauser, C.-K. Luk, S. Manne, S. S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, and T. Juan. Asim: A performance model framework. Computer, 35(2):68-76, 2002.
17. J. Emer, C. Beckmann, and M. Pellauer. AWB: The Asim Architect's Workbench. In Proceedings of MOBS 2007, San Diego, CA, June 2007.
18. J. Holt. Freescale. personal email communication, July 2007.
19. M. M. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alamelden, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. submitted to Computer Architecture News.
20. C. J. Mauer, M. D. Hill, and D. A. Wood. Full-system timing-first simulation. In SIGMETRICS '02: Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 108-116, New York, NY, USA, 2002. ACM Press.
21. M. Moudgill, J.-D. Wellman, and J. H. Moreno. Environment for PowerPC Microarchitecture Exploration. IEEE Micro, 19(3):15-25, 1999.
22. E. Nurvitadhi and J. Hoe. Full-System Architectural Exploration Sandbox. In Proceedings of the Workshop on Architecture Research using FPGA Platforms, held at HPCA-11, Feb. 2005.
23. D. Patterson, Arvind, K. Asanovíc, D. Chiou, J. C. Hoe, C. Kozyrakis, S.-L. Lu, , M. Oskin, J. Rabaey, and J. Wawrzynek. RAMP: Research Accelerator for Multiple Processors. In Proceedings of Hot Chips 18, Palo Alto, CA, Aug. 2006.
24. D. A. Penry, D. Fay, D. Hodgdon, R. Wells, G. Schelle, D. I. August, and D. Connors. Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors. In 12th International Symposium on High-Performance Computer Architecture, pages 27-38, Feb 2006.
25. S. Ravet. ARM. personal email communication, Sept. 2007.
26. M. Rosenblum, E. Bugnion, S. Devine, and S. A. Herrod. Using the SimOS machine simulator to study complex computer systems. ACM Trans. Model. Comput. Simul., 7(1):78-103, 1997.
27. L. Schaelicke and M. Parker. ML-RSIM Reference Manual. Technical report, Department of Computer Science and Engineering, Notre Dame, 2002.
28. E. Schnarr and J. R. Larus. Fast out-of-order processor simulation using memoization. In Proceedings of the Eight International Conference on Architectural Support for Programming Languages and Operating Systems, pages 283-294, Oct. 1998.
29. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pages 45-57. ACM Press, 2002.
30. T. Suh, H.-H. S. Lee, S.-L. Lu, and J. Shen. Initial Observations of Hardware/Software Co-Simulation using FPGA in Architectural Research. In Proceedings of the Workshop on Architecture Research using FPGA Platforms, held at HPCA-12, Feb. 2006.
31. M. Vachharajani, N. Vachharajani, and D. I. August. The Liberty structural specification language: a high-level modeling language for component reuse. In PLDI '04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, pages 195-206. ACM Press, 2004.
32. T. F. Wenish, R. E. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. C. Hoe. SimFlex: Statistical Sampling of Computer Architecture Simulation. IEEE Micro, 26(4):18-31, July/August 2006.
33. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. Smarts: accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 84-97, 2003.
34. M. T. Yourst. PTLSim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator. In Proceedings of ISPASS, Jan. 2007.
35. L. Zhang. IBM. personal email communication, Aug. 2007.