Simulation sampling with live-points

ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006

Volumn 2006, Issue , 2006, Pages 2-12

  Wenisch, Thomas F ^a   Wunderlich, Roland E ^a   Falsafi, Babak ^a   Hoe, James C ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTIONAL SIMULATION; MICROARCHITECTURAL CONFIGURATION; SIMULATION SAMPLING; SUPERSCALAR PROCESSORS;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; MATHEMATICAL MODELS; PROGRAM PROCESSORS; STATISTICAL METHODS;

SAMPLED DATA CONTROL SYSTEMS;

EID: 33750832560     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (38)

1. K. C. Barr, H. Pan, M. Zhang, and K. Asanovic. Accelerating multiprocessor simulation with a memory timestamp record. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, Mar. 2005.
2. D. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin-Madison, June 1997.
3. H. W. Cain, K. M. Lepak, B. A. Schwartz, and M. H. Lipasti. Precise and accurate processor simulation. In Workshop on Computer Architecture Evaluation using Commercial Workloads, HPCA, Feb. 2002.
4. S. Chen. Direct smarts: Accelerating microarchitectural simulation through direct execution. Master's thesis, Carnegie Mellon University, May 2004.
5. T. M. Conte, M. A. Hirsch, and K. N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. In Proceedings of the International Conference on Computer Design, Oct. 1996.
6. M. Durbhakula, V. S. Pai, and S. Adve. Improving the accuracy vs. speed tradeoff for simulating shared-memory multprocessors with ILP processors. In Proceedings of the International Symposium on High-Performance Computer Architecture, Jan. 1999.
7. S. Dwarkadas, J. R. Jump, and J. B. Sinclair. Execution-driven simulation of multiprocessors: Address and timing analysis. IEEE Transactions on Modeling and Computer Simulation, Volume 4, No. 4:314-338, Oct. 1994.
8. L. Eeckhout, R. B. Jr., B. Stougie, K. D. Bosschere, and L. K. John. Control flow modeling in statistical simulation for accurate and efficient processor design studies. In Proceedings of the International Symposium on Computer Architecture, June 2004.
9. M. Ekman and P. Stenstrom. Enhancing multiprocessor architecture simulation speed using matched-pair comparison. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, Mar. 2005.
10. S. Girbal, G. Mouchard, A. Cohen, and O. Temam. DiST: a simple, reliable and scalable method to significantly reduce processor architecture simulation time. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems, June 2003.
11. N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J. C. Hoe, and A. G. Nowateyk. Simflex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. SIGMETRICS Performance Evaluation Review, May 2004.
12. J. W. Haskins and K. Skadron. Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, Mar. 2003.
13. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. Computer, 33(7):28-35, 2000.
14. M. D. Hill and A. J. Smith. Evaluating associativity in cpu caches. IEEE Transactions on Computers, C-38(12): 1612-1630, Dec. 1989.
15. International Organization for Standardization. 1 encoding rules: Specification of Basic Encoding Rules (BER), Canonical Encoding Rules (CER) and Distinguished Encoding Rules (DER). ISO/IEC 8825-1:2002 | ITU-T Rec. X.690 (2002).
16. R. K. Jain. The art of computer systems performance analysis: Techniques for experimental design, measurement, simulation, and modeling. Wiley, 2001.
17. R. B. Jr., L. Eeckhout, and L. K. John. Debunking statistical simulation in HLS. In Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking, June 2004.
18. R. E. Kessler, M. D. Hill, and D. A. Wood. A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Transactions on Computers, 43(6):664-675, June 1994.
19. T. Lafage and A. Seznec. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In IEEE Workshop on Workload Characterization, ICCD, Sept. 2000.
20. S. Laha, J. H. Patel, and R. K. Iyer. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Transactions on Computers, Volume C-37(11): 1325-1336, Feb. 1988.
21. G. Lauterbach. Accelerating architectural simulation by parallel execution of trace samples. In Hawaii International Conference on System Sciences, volume Volume 1: Architecture, pages 205-210, Jan. 1994.
22. W. Liu and M. Huang. Expert: Expedited simulation exploiting program behavior repetition. In Proceedings of the International Conference on Supercomputing, June 2004.
23. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. IEEE Computer, 35(2):50-58, Feb. 2002.
24. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2001.
25. M. Oskin, F. T. Chong, and M. K. Farrens. HLS: combining statistical and symbolic simulation to guide microprocessor designs. In Proceedings of the International Symposium on Computer Architecture, June 2000.
26. V. S. Pai, P. Ranganathan, and S. V. Adve. The impact of instruction-level parallelism on multiprocessors performance and simulation methodology. In Proceedings of the Third IEEE Symposium on High-Performance Computer Architecture, pages 72-83, February 1997.
27. D. A. Penry, M. Vachharajani, and D. I. August. Rapid development of flexible validated processor models. Technical Report 04-03, Princeton, Nov. 2004.
28. E. Perelman, G. Hamerly, and B. Calder. Picking statistically valid and early simulation points. In. Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, Sept. 2003.
29. J. Ringenberg, C. Peloski, D. Oehmke, and T. Mudge. Intrinsic Checkpointing: A methodology for decreasing simulation time through binary modification. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, Mar. 2005.
30. M. Rosenblum, S. A. Herrod, E. Witchell, and A. Gupta. Complete computer simulation: The simos approach. IEEE Parallel and Distributed Technology, 1995.
31. E. Schnarr and J. Larus. Fast out-of-order processor simulation using memoization. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1998.
32. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
33. Standard Performance Evaluation Corporation. SPEC CPU2006 submission requirements, http://www.spec.org/cpu2006/, 2006.
34. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Efficient sampling startup for sampled processor simulation. In International Conference on High Performance Embedded Architectures & Compilers, Nov. 2005.
35. M. Van Biesbrouck, T. Sherwood, and B. Calder. A co-phase matrix to guide simultaneous multithreading simulation. In Proceedings of the International Symposium on Performance Analysis of Systems and Software, June 2004.
36. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. Hoe. An evaluation of stratified sampling of microarchitecture simulations. In Workshop on Duplicating, Deconstructing, and Debunking, ISCA, June 2004.
37. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe. Smarts: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the International Symposium on Computer Architecture, June 2003.
38. J. J. Yi, D. J. Lilja, R. Sendag, S. V. Kodakara, and D. M. Hawkins. Characterizing and comparing prevailing simulation methodologies. In Proceedings of the International Symposium on HighPerformance Computer Architecture, Feb. 2005.