CPR: Composable performance regression for scalable multiprocessor models

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue 2008 PROCEEDINGS, 2008, Pages 270-281

  Lee, Benjamin C ^a   Collins, Jamison ^a   Wang, Hong ^a   Brooks, David ^b  

^a MICROSOFT RESEARCH   (United States)

^b HARVARD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BASE-LINE PERFORMANCE; MEDIAN ERRORS; MODEL OUTPUTS; MULTIPROCESSOR SIMULATION; MULTIPROCESSOR SIMULATORS; NUMBER OF CYCLES; PRODUCTION QUALITY; RESOURCE UTILIZATIONS; SHARED RESOURCES; UNIPROCESSOR;

MAGNETOELECTRIC EFFECTS; MULTIPROCESSING SYSTEMS; REGRESSION ANALYSIS;

SIMULATORS;

EID: 66749185800     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2008.4771797     Document Type: Conference Paper

References (15)

1. J. Donald and M. Martonosi, "An efficient, practical paral-lelization methodology for multicore architecture simulation," IEEE Computer Architecture Letters, August 2006.
2. C. Dubach, T. Jones, and M. O'Boyle, "Microarchitectural design space exploration using an architecture-centric approach," in MICRO: International Symposium on Microarchitecture, December 2007.
3. E. Ipek, S.A. McKee, B. de Supinski, M. Schulz, and R. Caru-ana, "Efficiently exploring architectural design spaces via predictive modeling," in ASPLOS: Architectural Support for Programming Languages and Operating Systems, October 2006.
4. P. Joseph, K. Vaswani, and M. J. Thazhuthaveetil, "A predictive performance model for superscalar processors," in MICRO: International Symposium on Micro architecture, December 2006.
5. S. Khan, P. Xekalakis, J. Cavazos, and M. Cintra, "Using predictive modeling for cross-program design space exploration in multicore systems," in PACT: International Conference on Parallel Architectures and Compilation Techniques, Sept 2007.
6. B. Lee and D. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," in ASPLOS: International Conference on Architectural Support for Programming Languages and Operating Systems, October 2006.
7. S. Duvall, "Statistical circuit modeling and optimization," in 5th International Workshop Statistical Metrology, June 2000.
8. F. Harrell., Regression modeling strategies. Springer, 2001.
9. PCMark04, Futuremark Corporation.
10. SPECweb99, Standard Performance Evaluation Corporation.
11. TPC-C v5, Transaction Processing Performance Council.
12. JAppServer2004, Standard Performance Evaluation Corporation.
13. S. Shenoy and A. Daniel, "Intel architecture and silicon cadence: The catalyst for industry innovation," Technology at Intel Magazine, October 2006.
14. B. Lee and D. Brooks, "Illustrative design space studies with microarchitectural regression models," in HPCA: International Symposium on High-Performance Computer Architecture, February 2007.
15. Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron, "CMP design space exploration subject to physical constraints," in HPCA: International Symposium on High-Performance Computer Architecture, February 2006.