Integrated functional performance simulator

IEEE Micro

Volumn 19, Issue 3, 1999, Pages 26-35

  Bechem, Candice ^c   Combs, Jonathan ^a   Utamaphethai, Noppanunt ^c   Black, Bryan ^c   Blanton, R D Shawn ^c   Shen, John Paul ^b  

^a INTEL CORPORATION   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c NONE

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; FINITE AUTOMATA; MATHEMATICAL MODELS;

AUTOMATIC TEST PATTERN GENERATION; FINITE STATE MACHINE; FUNCTIONAL MICROARCHITECTURE WORKBENCH;

MICROPROCESSOR CHIPS;

EID: 0032681099     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.768499     Document Type: Article

References (16)

1. B. Black and JP. Shen, "Calibration of Microprocessor Performance Models," Computer, May 1998, pp. 59-65.
2. P. Bose, "Performance Test Case Generation for Microprocessors," Proc. 16th VLSI Test Symp., IEEE Computer Soc., Los Alamitos, Calif., Apr. 1998, pp. 54-59.
3. P. Bose and S. Surya, "Architectural Timing Verification of CMOS RISC Processors," IBM J. Research and Development, Jan./Mar. 1995, pp. 113-129.
4. D. Burger and T. Austin, "The SimpleScalar Tool Set, Version 2.0," Tech. Report 1342, Univ. of Wisconsin-Madison, 1997.
5. M. Reilly and J. Edmondson, "Performance Simulation of an Alpha Microprocessor," Computer, May 1998, pp. 50-58.
6. T.A. Diep and J.P. Shen, "VMW: A Visualization Based Microarchitecture Workbench," Computer, Dec. 1995, pp. 57-64.
7. A.S. Huang and T.A. Diep, "MW Developer's Guide," CMuART Tech. Report 95-1, ECE Dept., Carnegie Mellon Univ., Pittsburgh, Aug. 1995.
8. M.H. Lipasti, C.B. Wilkerson, and J.P. Shen, "Value Locality and Load Value Prediction," Proc. Seventh Int'l Conf. Architectural Support for Programming Languages and Operating Systems, Oct. 1996, pp. 138-147.
9. M.H. Lipasti and J.P. Shen, "Exceeding the Dataflow Limit via Value Prediction," Proc. MICRO-29, Dec. 1996, pp. 226-237.
10. N. Utamaphethai, R.D. Blanton, and J.P. Shen, "Validation of Speculative and Out-of-Order Execution Microarchitectures," Proc. Microprocessor Test and Verification Workshop (MTV98), Oct. 1998.
11. N. Utamaphethai, R.D. Blanton, and J.P. Shen, "A Buffer-Oriented Methodology for Microarchitecture Validation," J. Electronic Testing: Theory and Application, Special Issues on Microprocessor Test and Verification, to appear Fall 1999.
12. A. Cagney, "PSIM User's Guide," ftp://cambridge.cygnus.com/pub/psim/index.html, Aug. 1996.
13. J. Combs, C. Bechem, and J.P. Shen, "Mispredicted Path Cache Effects," CMuART Tech. Report, ECE Dept., Carnegie Mellon Univ., Jan. 1999.
14. D. Lee et al., "Instruction Cache Fetch Policies for Speculative Execution," Proc. Int'l Symp. Computer Arch., IEEE CS Press, 1995, pp. 357-367.
15. J. Pierce and T. Mudge, "The Effect of Speculative Execution of Cache Performance." Proc. Int'l Parallel Processing Symp., IEEE CS Press, 1994, pp. 172-179.
16. J. Pierce and T. Mudge, "Wrong Path Instruction Prefetching," Tech. Report, Electrical Engineering and Computer Sci. Dept., Univ. of Michigan, Ann Arbor, 1994.