Control flow modeling in statistical simulation for accurate and efficient processor design studies

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 350-361

  Eeckhout, Lieven ^a   Bell Jr , Robert H ^b   Stougie, Bastiaan ^a   De Bosschere, Koen ^a   John, Lizy K ^b  

^a GHENT UNIVERSITY   (Belgium)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DESIGNERS; CONTROL FLOW MODELING; STATISTICAL SIMULATION;

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; COMPUTER SIMULATION; MATHEMATICAL MODELS; REAL TIME SYSTEMS;

PROGRAM PROCESSORS;

EID: 4644258856     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, 35(2):59-67, Feb. 2002.
2. C. Bechem, J. Combs, N. Utamaphetai, B. Black, R. D. S. Blanton, and J. P. Shen. An integrated functional performance simulator. IEEE Micro, 19(3):26-35, May/June 1999.
3. D. Brooks, P. Bose, S. E. Schuster, H. Jacobson, P. N. Kudva, A. Buyuktosunoglu, J.-D. Wellman, V. Zyuban, M. Gupta, and P. W. Cook. Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors. IEEE Micro, 20(6):26-44, November/December 2000.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA-27, pages 83-94, June 2000.
5. R. Carl and J. E. Smith. Modeling superscalar processors via statistical simulation. In PAID-98, in conjunction with ISCA-25, June 1998.
6. T. M. Conte, M. A. Hirsch, and K. N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. In ICCD-96, pages 468-477, Oct. 1996.
7. P. K. Dubey, G. B. Adams III, and M. J. Flynn. Instruction window size trade-offs and characterization of program parallelism. IEEE Transactions on Computers, 43(4):431-442, Apr. 1994.
8. L. Eeckhout and K. De Bosschere. Early design phase power/performance modeling through statistical simulation. In ISPASS-2001, pages 10-17, Nov. 2001.
9. L. Eeckhout and K. De Bosschere. Hybrid analytical-statistical modeling for efficiently exploring architecture and workload design spaces. In PACT-2001, pages 25-34, Sept. 2001.
10. L. Eeckhout, S. Nussbaum, J. E. Smith, and K. De Bosschere. Statistical simulation: Adding efficiency to the computer designer's toolbox. IEEE Micro, 23(5):26-38, Sept/Oct 2003.
11. E. Hao, P.-Y. Chang, and Y. N. Patt. The effect of speculatively updating branch history on branch prediction accuracy, revisited. In MICRO-27, pages 228-232, Nov. 1994.
12. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
13. C. Hsieh and M. Pedram. Micro-processor power estimation using profile-driven program synthesis. IEEE TCAD, 17(11): 1080-1089, Nov. 1998.
14. V. S. Iyengar and L. H. Trevillyan. Evaluation and generation of reduced traces for benchmarks. Technical Report RC 20610, IBM Research Division, T. J. Watson Research Center, Oct. 1996.
15. V. S. Iyengar, L. H. Trevillyan, and P. Bose. Representative traces for processor models with infinite cache. In HPCA-2, pages 62-73, Feb. 1996.
16. S. Jourdan, J. Stark, T.-H. Hsing, and Y. N. Patt. Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution. International Journal of Parallel Programming, 25(5):363-383, Oct. 1997.
17. R. E. Kessler, E. J. McLellan, and D. A. Webb. The Alpha 21264 microprocessor architecture. In ICCD-98, pages 90-95, Oct. 1998.
18. A. J. KleinOsowski and D. J. Lilja. MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. Computer Architecture Letters, 1(2): 10-13, June 2002.
19. S. S. Mukherjee, S. V. Adve, T. Austin, J. Emer, and P. S. Magnusson. Performance simulation tools: Guest editors' introduction. IEEE Computer, Special Issue on High Performance Simulators, 35(2):38-39, Feb. 2002.
20. D. B. Noonburg and J. P. Shen. Theoretical modeling of superscalar processor performance. In MICRO-27, pages 52-62, Nov. 1994.
21. D. B. Noonburg and J. P. Shen. A framework for statistical modeling of superscalar processor performance. In HPCA-3, pages 298-309, Feb. 1997.
22. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In PACT-2001, pages 15-24, Sept. 2001.
23. M. Oskin, F. T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor design. In ISCA-27, pages 71-82, June 2000.
24. R. Rao, M. H. Oskin, and F. T. Chong. HLSPOWER: Hybrid Statistical Modeling of the Superscalar Power-Performance Design Space. In HiPC-9, pages 620-629, Dec. 2002.
25. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X, pages 45-57, Oct. 2002.
26. K. Skadron, M. Martonosi, and D. W. Clark. Speculative updates of local and global branch history: A quantitative analysis. Journal of Instruction-Level Parallelism, 2, Jan. 2000. http://www.jilp.org/vol2.
27. D. J. Sorin, V. S. Pai, S. V. Adve, M. K. Vernon, and D. A. Wood. Analytic evaluation of shared-memory systems with ILP processors. In ISCA-25, pages 380-391, June 1998.
28. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In SIGMETRICS'93, pages 24-35, 1993.
29. R. E. Wunderlich, T. F. Wenish, B. Falsafi, and J. C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA-30, June 2003.