IPC considered harmful for multiprocessor workloads

IEEE Micro

Volumn 26, Issue 4, 2006, Pages 8-17

  Alameldeen, Alaa R ^a   Wood, David A ^b  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33947715600     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2006.73     Document Type: Article

References (14)

1. A.R. Alameldeen and D.A. Wood, "Variability in Architectural Simulations of Multithreaded Workloads," Proc. 9th Int'l Symp. High-Performance Computer Architecture (HPCA 03), IEEE Press, 2003, pp. 7-18.
2. D.A. Patterson and J.L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3rd ed., Morgan Kaufmann, 2005.
3. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), ACM Press, 2002, pp. 45-57.
4. P.S. Magnusson et al., "Simics: A Full System Simulation Platform," Computer, vol. 35, no. 2, Feb. 2002, pp. 50-58.
5. M.M.K. Martin et al., "Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset," ACM Sigarch Computer Architecture News, vol. 33, no. 4, Nov. 2005, pp. 92-99.
6. B. Sinharoy et al., "Powers System Microarchitecture," IBM J. Research and Development, vol. 49, no. 4/5, 2005, pp. 505-522.
7. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded Spare Processor," vol. 25, no. 2, IEEE Micro, Mar.-Apr. 2005, pp. 21-29.
8. A.N. Eden and T. Mudge, "The YAGS Branch Prediction Scheme," Proc. Int'l Symp. Computer Architecture (ISCA 25), ACM Press, 1998, pp. 69-77.
9. S. Jourdan et al., "The Effects of Mispredicted-Path Execution on Branch Prediction Structures," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 96), IEEE CS Press, 1996, pp. 58-67.
10. T. Austin et al., "SimpleScalar: An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, Feb. 2002, pp. 59-67.
11. J.S. Emer and D.W. Clark, "A Characterization of Processor Performance in the VAX-11/780," Proc. Int'l Symp. Computer Architecture (ISCA 11), ACM Press, 1984, pp. 301-310.
12. K.M. Lepak, H.W. Cain, and M.H. Lipasti, "Redeeming IPC as a Performance Metric for Multithreaded Programs," Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 03), IEEE CS Press, 2003, pp. 232-243.
13. J.J. Yi et al., "Characterizing and Comparing Prevailing Simulation Techniques," Proc. 11th Int'l Symp. High-Performance Computer Architecture (HPCA 05), IEEE Press, 2005, pp. 266-277.
14. Y. Luo and L.K. John, "Efficiently Evaluating Speedup Using Sampled Processor Simulation," IEEE Computer Architecture Letters, 2004, http://csdl2.computer.org/persagen/DLAbsToc.jsp?resourcePath=/dl/letters/ca/ &toc=comp/letters/ca/2004/01/y1toc.xml& DOI=10.1109/L-CA.2004.6.