A co-phase matrix to guide simultaneous multithreading simulation

2004 IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2004, Pages 45-56

  Van Biesbrouck, Michael ^a   Sherwood, Timothy ^b   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CO-PHASE MATRIX; FOUR-THREADED WORKLOADS; SIMULTANEOUS MULTITHREADING (SMT) SIMULATION; WORKLOADS;

APPROXIMATION THEORY; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; SAMPLING; SCHEDULING; SOFTWARE ENGINEERING;

COMPUTER ARCHITECTURE;

EID: 2642575180     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/ISPASS.2004.1291355     Document Type: Conference Paper

References (16)

1. James E. Smith Ashutosh S. Dhodapkar. Comparing program phase detection techniques. In 36th International Symposium on Microarchitecture. ACM, December 2003.
2. Nathan L. Binkert, Erik G. Hallnor, and Steven K. Reinhardt. Network-oriented full-system simulation using M5. In Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2003.
3. D. C. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
4. T. M. Conte, M. A. Hirsch, and K. N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. In Proceedings of the 1996 International Coherence on Computer Design (ICCD), October 1996.
5. J. Haskins and K. Skadron. Minimal subset evaluation: Rapid warm-up for simulated hardware state. In Proceedings of the 2001 International Conference on Computer Design, September 2001.
6. J. Haskins and K. Skadron. Memory reference reuse latency: Accelerated sampled microarchitecture simulation. In Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, March 2003.
7. T. Lafage and A. Seznec. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In Workload Characterization of Emerging Applications, Kluwer Academic Publishers, September 2000.
8. S. Parekh, S. Eggers, and H. Levy. Thread-sensitive scheduling for SMT processors. Technical report, University of Washington, 2000.
9. Steven E. Raasch and Steven K. Reinhardt. The impact of resource partitioning on SMT processors. In International Conference on Parallel Architectures and Compilation Techniques (PACT), September 2003.
10. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In International Conference on Parallel Architectures and Compilation Techniques, September 2001.
11. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In 10th International Conference on Architectural Support for Programming, October 2002.
12. Timothy Sherwood, Suleyman Sair, and Brad Calder. Phase tracking and prediction. In 30th Annual International Symposium on Computer Architecture, pages 336-349. ACM, June 2003.
13. K. Skadron, P. Ahuja, M. Martonosi, and D. Clark. Branch prediction, instruction-window size, and cache size: Performance tradeoffs and simulation techniques. IEEE Transactions on Computers, 48(11):1260-81, November 1999.
14. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Architectural Support for Programming Languages and Operating Systems, pages 234-244, 2000.
15. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In ISCA, pages 191-202, 1996.
16. Roland E. Wunderlich, Thomas F Wenisch, Babak Falsafi, and James C. Hoe. Smarts: Accelerating microarchitecture simulation via rigorous statistical sampling. In 30th International Symposium on Computer Architecture, June 2003.