Niagara: A 32-way multithreaded sparc processor

IEEE Micro

Volumn 25, Issue 2, 2005, Pages 21-29

  Kongetira, Poonacha ^a   Aingaran, Kathirgamar ^a   Olukotun, Kunle ^a  

^a SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CACHE MEMORY; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; PIPELINE PROCESSING SYSTEMS; SERVERS;

INTEGER REGISTER FILE; MULTITHREADED SPARC PROCESSOR; SPARC PIPELINE; TRANSLATION LOOK ASIDE BUFFERS;

MICROPROCESSOR CHIPS;

EID: 20344374162     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2005.35     Document Type: Article

References (7)

1. S.R. Kunkel et al., "A Performance Methodology for Commercial Servers," IBM J. Research and Development, vol. 44, no 6, 2000, pp. 851-872.
2. L. Barroso, J. Dean, and U. Hoezle, "Web Search for a Planet: The Architecture of the Google Cluster," IEEE Micro, vol 23, no. 2, Mar.-Apr. 2003, pp. 22-28.
3. K. Olukotun et al., "The Case for a Single Chip Multiprocessor," Proc. 7th Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS VII), 1996, pp. 2-11.
4. J. Laudon, A. Gupta, and M. Horowitz, "Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations," Proc. 6th Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS VI) ACM Press, 1994, pp. 308-316.
5. L. Barroso et al., "Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing," Proc. 27th Ann. Int'l Symp. Computer Architecture (ISCA 00), IEEE CS Press, 2000, pp. 282-293.
6. S. Kapil, H. McGhan, and J. Lawrendra, "A Chip Multithreaded Processor for Network-Facing Workloads," IEEE Micro, vol. 24, no. 2, Mar.-Apr. 2004, pp. 20-30.
7. J. Hart et al., "Implementation of a 4th-Generation 1.8 GHz Dual Core Sparc V9 Microprocessor," Proc. Int'l Solid-State Circuits Conf. (ISSCC 05), IEEE Press, 2005, http://www.isscc.org/isscc/2005/ ap/ISSCC2005AdvanceProgram.pdf.