SMA: A self-monitored adaptive cache warm-up scheme for microprocessor simulation

International Journal of Parallel Programming

Volumn 33, Issue 5, 2005, Pages 561-581

  Luo, Yue ^a   John, Lizy K ^a   Eeckhout, Lieven ^b  

^a The University of Texas at Austin   (United States)

^b GHENT UNIVERSITY   (Belgium)

Author keywords

Cache warm up; Microprocessor simulation; Sampling; Simulation time reduction

Indexed keywords

CACHE WARM-UP; MICROPROCESSOR SIMULATION; SELF-MONITORED ADAPTIVE (SMA); SIMULATION TIME REDUCTION;

COMPUTER SIMULATION; HEURISTIC METHODS; MICROPROCESSOR CHIPS; THERMAL EFFECTS;

BUFFER STORAGE;

EID: 26244457143     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-005-7305-9     Document Type: Conference Paper

References (20)

1. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling, in Proceedings of the 30th Annual International Symposium on Computer Architecture, pp. 84-95 (June 2003).
2. J. W. Haskins, Jr. and K. Skadron, Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation, in Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 195-203 (March 2003).
3. A. Agarwal, M. Horowitz, and J. Hennessy, An Analytical Cache Model, ACM Transactions on Computer Systems, 7(2):184-215 (May 1989).
4. J. W. C. Fu and J. H. Patel, Trace Driven Simulation using Sampled Traces, in Proceedings of the Twenty-Seventh Hawaii International Conference on System Sciences, Vol. I, Architecture, pp. 211-220, (January 1994).
5. P. Crowley and J. L. Baer, On the Use of Trace Sampling for Architectural Studies of Desktop Applications, in Proceedings of the 1999 SIGMETRICS Conference, pp. 208-209 (May 1999).
6. T. M. Conte, M. A. Hirsch and K. N. Menezes, Reducing State Loss for Effective Trace Sampling of Superscalar Processors, in Proceedings of the 1996 International Conference on Computer Design (ICCD-96), pp. 468-477 (October 1996).
7. H. W. Cain, K. M. Lepak, B. A. Schwartz, and M. H. Lipasti, Precise and Accurate Processor Simulation, in 5th Workshop On Computer Architecture Evaluation Using Commercial Workloads (CAECW), (February 2002).
8. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, Automatically Characterizing Large Scale Program Behavior, in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems pp. 45-57 (October 2002).
9. E. Perelman, G. Hamerly, and B. Calder, Picking Statistically Valid and Early Simulation Points, in International Conference on Parallel Architectures and Compilation Techniques, pp. 244-255 (September 2003).
10. S. Laha, J. H. Patel, and R. K. Iyer, Accurate Low-cost Methods for Performance Evaluation of Cache Memory Systems, IEEE Transactions on Computers, 37(11): 1325-1335 (November 1988).
11. D. A. Wood, M. D. Hill, and R. E. Kessler, A Model for Estimating Trace-sample Miss Ratios, in Proceedings of the ACM SIGMETRICS Conference for the Measurement and Modeling of Computer Systems, pp. 79-89 (June 1991).
12. R. E. Kessler, M. D. Hill, and D. A. Wood, A comparison of Trace-sampling Techniques for Multi-megabyte Caches, IEEE Transactions on Computers, 43(6):pp. 664-675 (1994).
13. A. T. Nguyen, P. Bose, K. Ekanadham, A. Nanda, and M. Michael, Accuracy and Speed-up of Parallel Trace-driven Architectural Simulation, in Proceedings of the 11th International Parallel Processing Symposium (IPPS'97), pp. 39-44, (April 1997).
14. J. W. Haskins, Jr. and K. Skadron, Minimal Subset Evaluation: Rapid Warm-up for Simulated Hardware State, in Proceedings of the International Conference on Computer Design, pp. 32-39 (September 2001).
15. L. Eeckhout, S. Eyerman, B. Callens, and K. De Bosschere, Accurately Warmed-up Trace Samples for the Evaluation of Cache Memories, in High Performance Computing Symposium 2003, Orlando, Florida, pp. 267-274, (2003).
16. L. Eeckhout, Y. Luo, K. De Bosschere, and L. K. John, BLRL: Accurate and Efficient Warmup for Sampled Processor Simulation, The Computer Journal, 48(4): 451-459 (2005).
17. SimpleScalar LLC. http://www.simplescalar.com/access time July 2003
18. D. Burger and T. M. Austin, The SimpleScalar Tool Set, Version 2.0, Technical Report 1342, Computer Sciences Department, University of Wisconsin-Madson (June 1997).
19. J. W. Haskins, Memory Reference Reuse Latency: Rapid Warm Up for Sampled Microarchitecture Simulation, http://www.cs.virginia.edu/~jwh6q/mrrl-web/access time August 2005.
20. D. E. Vengroff and G. R. Gao, Partial Sampling with Reverse State Reconstruction: A New Technique for Branch Predictor Performance Estimation, in Fourth International Symposium On High-Performance Computer Architecture (HPCA), pp. 342-351 (1998).