Statistical sampling of microarchitecture simulation

ACM Transactions on Modeling and Computer Simulation

Volumn 16, Issue 3, 2006, Pages 197-224

  Wunderlich, Roland E ^a,b   Wenisch, Thomas F ^a,b   Falsafi, Babak ^a,b   Hoe, James C ^a,b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Cold start bias; Micro architecture simulation; Simulation sampling; SPEC CPU2000 simulation; Statistical sampling

Indexed keywords

COLD START BIAS; MICRO ARCHITECTURE SIMULATION; SIMULATION SAMPLING; SPEC CPU2000 SIMULATION; STATISTICAL SAMPLING;

BENCHMARKING; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; SIMULATORS; STATISTICAL METHODS;

COMPUTER ARCHITECTURE;

EID: 33748333312     PISSN: 10493301     EISSN: 10493301     Source Type: Journal    
DOI: 10.1145/1147224.1147225     Document Type: Article

References (31)

1. AGARWAL, A., HENNESSY, J., AND HOROWITZ, M. 1988. Cache performance of operating system and multiprogramming workloads. ACM Trans. Comput. Syst. 6, 4, 393-431.
2. BROOKS, D., TIWARI, V., AND MARTONOSI, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture (June).
3. BURGER, D. AND AUSTIN, T. M. 1997. The SimpleScalar tool set, version 2.0. Tech. rep. 1342, (June) Computer Sciences Department, University of Wisconsin-Madison, WI.
4. BURTSCHER, M. AND GANUSOV, I. 2004. Automatic synthesis of high-speed processor simulators. In Proceedings of the 37th Annual IEEE / ACM International Symposium on Microarchitecture (Dec).
5. CAIN, H. W., LEPAK, K. M., SCHWARTZ, B. A., AND LIPASTI, M. H. 2002. Precise and accurate processor simulation. In Workshop on Computer Architecture Evaluation Using Commercial Workloads, HPCA (Feb.).
6. CHEN, S. 2004. Direct SMARTS: Accelerating microarchitectural simulation through direct execution. MS Thesis (June) Electrical and Computer Engineering, Carnegie Mellon University.
7. CONTE, T. M., HIRSCH, M. A., AND MENEZES, K. N. 1996. Reducing state loss for effective trace sampling of superscalar processors. In Proceedings of the 14thInternational Conference on Computer Design (Oct.).
8. EASTON, M. C. AND FAGIN, R. 1978. Cold-start vs. warm-start miss ratios. Comm. ACM 21, 10, 866-872.
9. EECKHOUT, L., NUSSBAUM, S., SMITH, J. E., AND BOSSCHERE, K. D. 2003. Statistical simulation: Adding efficiency to the computer designer's toolbox. IEEE Micro 23, 5, 26-38.
10. EECKHOUT, L., LUO, Y., DE BOSSCHERE, K., AND JOHN, L. K. 2005. BLRL: Accurate and efficient warmup for sampled processor simulation. Comput. J. 48, 4, 451-459.
11. HARDAVELLAS, N., SOMOGYI, S., WENISCH, T. F., WUNDERLICH, R. E., CHEN, S., KIM, J., FALSAFI, B., HOE, J. C., AND NOWATZYK, A. G. 2004. SimFlex: A fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture. ACM SIGMETRICS Performance Evaluation Review (Mar.).
12. HAMERLY, G., PERELMAN, E., LAU, J., AND CALDER, B. 2005. SimPoint 3.0: Faster and more flexible program analysis. J. Instruct. Level Parallel. (Sept.).
13. HASKINS, J. W. AND SKADRON, K. 2001. Minimal Subset Evaluation: Rapid warm-up for simulated hardware state. In Proceedings of the 19th International Conference on Computer Design (Sept.).
14. HASKINS, J. W. AND SKADRON, K. 2003. Memory Reference Reuse Latency: Accelerated warmup for sampled microarchitecture simulation. In Proceedings of the International Symposium on the Performance Analysis of Systems and Software (Mar).
15. HSU, W. C., CHEN, H., AND YEW, P. C. 2002. On the predictability of program behavior using different input data sets. In Workshop on Interaction between Compilers and Computer Architectures, (Feb.).
16. IYENGAR, V. S., TREVILLYAN, L. H., AND BOSE, P. 1996. Representative traces for processor models with infinite cache. In Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture (Feb.).
17. JAIN, R. K. 2001. The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling. Wiley-Interscience, New York, NY.
18. KESSLER, R. E., HILL, M. D., AND WOOD, D. A. 1991. A comparison of trace-sampling techniques for multi-megabyte caches. IEEE Trans. Comput. 43, 6, 664-675.
19. LAFAGE, T. AND SEZNEC, A. 2000. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In IEEE Workshop on Workload Characterization, ICCD (Sept.).
20. LAHA, S., PATEL, J. H., AND IYER, R. K. 1988. Accurate low-cost methods for performance evaluation of cache memory systems. IEEE Trans. Comput. 37, 11, 1325-1336.
21. LAU, J., SAMPSON, J., PERELMAN, E., HAMERLY, G., AND CALDER, B. 2005. The strong correlation between code signatures and performance. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (Mar).
22. LAUTERBACH, G. 1994. Accelerating architectural simulation by parallel execution of trace samples. In Proceedings of the 27th Hawaii International Conference on System Sciences (Jan). Vol. 1: Architecture, 205-210.
23. PENRY, D. A., VACHHARAJANI, M., AND AUGUST, D. I. 2005, Rapid development of flexible validated processor models. In Proceedings of the Workshop on Modeling, Benchmarking, and Simulation, ISCA (Nov.).
24. REINHARDT, S, K., HILL, M. D., LARUS, J. R., LEBECK, A. R., LEWIS, J. C., AND WOOD, D. A. 1993. The Wisconsin Wind Tunnel: Virtual prototyping of parallel computers. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems (May).
25. SHERWOOD, T., PERELMAN, E., HAMERLY, G., AND CALDER, B. 2002. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (Oct.).
26. SMITH, A. J. 1982. Cache memories. ACM Comput. Surv. 14, 3, 473-530.
27. VAN BIESBROUCK, M., EECKHOUT, L., AND CALDER, B. 2005. Efficient sampling startup for sampled processor simulation. In Proceedings of the International Conference on High Performance Embedded Architectures and Compilers (Nov.).
28. WENISCH, T. F., WUNDERLICH, R. E., FASAFI, B., AND HOE, J. C. 2006. Simulation sampling with Live-points. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (Mar).
29. WENISCH, T. F., WUNDERLICH, R. E., FERDMAN, M., AILAMAKI, A., FALSAFI, B., AND HOE, J. C. 2006a. Statistical sampling of computer system simulation. IEEE Macro 26, 4 (July).
30. WOOD, D. A., HILL, M. D., AND KESSLER, R. E. 1991. A model for estimating trace-sample miss ratios. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems (May).
31. WUNDERLICH, R. E., WENISCH, T. F., FALSAFI, B., AND HOE, J. C. 2004. An evaluation of stratified sampling of microarchitecture simulations. In Third Annual Workshop on Duplicating, Deconstructing, and Debunking, ISCA (June).