Variability in architectural simulations of multi-threaded workloads

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn 12, Issue , 2003, Pages 7-18

  Alameldeen, A R ^a   Wood, D A ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

Application software; Computational modeling; Computer architecture; Current measurement; Databases; Multiprocessing systems; Probability; Timing; Web and internet services; Web server

Indexed keywords

APPLICATION PROGRAMS; DATABASE SYSTEMS; ELECTRIC CURRENT MEASUREMENT; INTERNET; MULTIPROCESSING SYSTEMS; PROBABILITY; SUPERCOMPUTERS; WEB SERVICES;

ARCHITECTURAL SIMULATION; COMPUTATIONAL MODEL; INTERNET SERVICES; MULTI PROCESSOR SYSTEMS; PERFORMANCE VARIABILITY; STANDARD STATISTICAL TECHNIQUES; TIMING; WEB SERVERS;

COMPUTER ARCHITECTURE;

EID: 27544481926     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2003.1183520     Document Type: Conference Paper

References (38)

1. Alaa R. Alameldeen, Carl J. Mauer, Min Xu, Pacia J. Harper, Milo M.K. Martin, Daniel J. Sorin, Mark D. Hill, David A. Wood. Evaluating Non-deterministic Multi-threaded Commercial Workloads. In Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads, pp. 30-38, February 2002.
2. Luiz A. Barroso, Kourosh Gharachorloo, Edouard Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 3-14, June 1998.
3. Luiz Andre Barroso, Kourosh Gharachorloo, Robert McNamara,reas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, Ben Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 282-293, June 2000.
4. J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kalla, S. R. Kunkel. A Multithreaded PowerPC Processor for Commercial Servers. IBM Journal of Research and Development, 44(6):885-898, November 2000.
5. Harold W. Cain, Kevin M. Lepak, Brandon A. Schwartz, Mikko H. Lipasti. Precise and Accurate Processor Simulation. In Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads, pp. 13-22, February 2002.
6. Alan Charlesworth. Starfire: Extending the SMP Envelope. IEEE Micro, 18(1):39-49, Jan/Feb 1998.
7. William G. Cochran. Sampling Techniques. JohnWiley & Sons, third edition, 1977.
8. Rajagopalan Desikan, Doug Burger, Stephen W. Keckler. Measuring Experimental Error in Microprocessor Simulation. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pp. 266-277, July 2001.
9. Karel Driesen and Urs Holzle. Accurate Indirect Branch Prediction. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 167-178, June 1998.
10. S. Dwarkadas, J. R. Jump, J. B. Sinclair. Execution-Driven Simulation of Multiprocessors: Address and Timing Analysis. ACM Transactions on Modeling and Computer Simulation, 4(4):314-338, 1994.
11. Avinoam Nomik Eden and Trevor Mudge. The YAGS Branch Prediction Scheme. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 69-77, June 1998.
12. Harry Frank and Steven G. Althoen. Statistics: Concepts and Applications. Cambridge University Press, first edition, 1994.
13. Jeff Gibson, Robert Kunz, David Ofelt, Mark Horowitz, John Hennessy, Mark Heinrich. Flash vs. (Simulated) Flash: Closing the Simulation Loop. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
14. Stephan Jourdan, Tse-Hao Hsing, Jared Stark, Yale N. Patt. The Effects of Mispredicted-Path Execution on Branch Prediction Structures. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 58-67, October 1996.
15. Martin Karlsson, Kevin E. Moore, Erik Hagersten, David A. Wood. Memory Characterization of the ECperf Benchmark. In Second Annual Workshop on Memory Performance Issues (WMPI), in conjunction with ISCA-29, 2002.
16. Kimberly Keeton, David A. Patterson, Yong Qiang He, Roger C. Raphael, Walter E. Baker. Performance Characterization of a Quad Pentium Pro SMP using OLTP Workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 15-26, June 1998.
17. R. E. Kessler, Mark D. Hill, David A. Wood. A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches. IEEE Transactions on Computers, 43(6):664-675, 1994.
18. Venkata Krishnan and Josep Torrellas. A Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 286-293, October 1998.
19. D. Kuck, E. Davidson, D. Lawrie, A. Sameh, C. Q. Zhu, A. Veidenbaum, J. Konicek, P. Yew, K. Gallivan, W. Jalby, H. Wijshoff, R. Bramley, U. M. Yang, D. Padua P. Emrath, R. Eigenmann, J. Hoeflinger, G. Jaxon, Z. Li, T. Murphy, J.,rews. The Cedar System and an Initial Performance Study. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 213-223, May 1993.
20. Thierry Lafage and Andre Seznec. Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream. In 3rd Annual Workshop on Workload Characterization, September 2000.
21. Subhasis Laha, Janak H. Patel, Ravishankar K. Iyer. Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems. IEEE Transactions on Computers, 37(11):1325-1336, 1988.
22. Peter S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, February 2002.
23. Milo M. K. Martin, Daniel J. Sorin, Anastassia Ailamaki, Alaa R. Alameldeen, Ross M. Dickson, Carl J. Mauer, Kevin E. Moore, Manoj Plakal, Mark D. Hill, David A. Wood. Timestamp Snooping: An Approach for Extending SMPs. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 25-36, November 2000.
24. Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, David A. Wood. Bandwidth Adaptive Snooping. In Proceedings of the Eighth IEEE Symposium on High-Performance Computer Architecture, pp. 251-262, January 2002.
25. Carl J. Mauer, Mark D. Hill, David A. Wood. Full System Timing-First Simulation. In Proceedings of the 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pp. 108-116, June 2002.
26. Ann Marie Grizzaffi Maynard, Coletter M. Donnelly, Bret R. Olszewski. Contrasting Characteristics and Cache Performance of Technical and Multi-User Commercial Workloads. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 145-156, October 1994.
27. Ashwini Nanda, Yiming Hu, Moriyoshi Ohara, Caroline D. Benveniste, Mark E. Giampapa, Maged Michael. The Design of COMPASS: An Execution Driven Simulator for Commercial Applications Running on Shared Memory Multiprocessors. In Proceedings of the 12th International Parallel Processing Symposium, March 1998.
28. Ashwini Nanda, Kwok-Ken Mak, Krishnan Sugavanam, Ramendra K. Sahoo, Vijayaraghavan Soundararajan, T. Basil Smith. MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
29. Mark Oskin, Frederic T. Chong, Matthew Farrens. HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Designs. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 71-82, June 2000.
30. Timothy Sherwood and Brad Calder. Time Varying Behavior of Programs. Technical report, UC San Diego Technical Report UCSD-CS99-630, August 1999.
31. Timothy Sherwood, Erez Perelman, Brad Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pp. 3-14, September 2001.
32. Timothy Sherwood, Erez Perelman, Greg Hamerly, Brad Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 45-57, October 2000.
33. Daniel J. Sorin, Milo M.K. Martin, Mark D. Hill, David A. Wood. SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery. In Proceedings of the 29th Annual International Symposium on Computer Architecture, pp. 123-134, May 2002.
34. Systems Performance Evaluation Cooperation. SPEC Benchmarks. http://www.spec.org.
35. Transaction Processing Performance Council. TPC-C. http://www.tpc.org/tpcc/.
36. Transaction Processing Performance Council. TPC Benchmark C, Standard Specification, Revision 5.0, February 2001.
37. Virtutech AB. Simics Full System Simulator. http://www.simics.com/.
38. Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, Anoop Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pp. 24-37, June 1995.