Automatic logging of operating system effects to guide application-level architecture simulation

Performance Evaluation Review

Volumn 34, Issue 1, 2006, Pages 216-227

  Narayanasamy, Satish ^a   Pereira, Cristiano ^a   Patil, Harish ^b   Cohn, Robert ^b   Calder, Brad ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Architecture simulation; Checkpoints; Emulating system calls

Indexed keywords

ARCHITECTURE SIMULATION; AUTOMATIC LOGGING; CHECKPOINTS; EMULATING SYSTEM CALLS;

CODES (SYMBOLS); COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION;

COMPUTER OPERATING SYSTEMS;

EID: 33750373762     PISSN: 01635999     EISSN: 01635999     Source Type: Conference Proceeding    
DOI: 10.1145/1140103.1140303     Document Type: Conference Paper

References (22)

1. R. Bhargava, J. Rubio, S. Kannan, L. K. John, D. Christie, and L. Klaes. Understanding the iimpact of x86/nt computing on microarchitecture. In Chapter 10. Workload characterization of emerging computer applications. Kluwer Academic Publishers, 2001.
2. M. Van Biesbrouck, L. Eeckhout, and B. Calder. Efficient sampling startup for sampled processor simulation. In International Conference on High Performance Embedded Architectures and Compilers, November 2006.
3. G. Bronevetsky, D. Marques, K. Pingali, P. Szwed, and M. Schulz. Application-level checkpointing for shared memory programs. In Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, pages 235-247, 2004.
4. D. C. Burger and T. M. Austin. The SimpleScalar tool set, version 2.0. Technical Report CS-TR-U7-1342, University of Wisconsin, Madison, June 1997.
5. H. Cain, K. Lepak, B. Schwartz, ami M. Lipasti. Precise and accurate processor simulation. In In Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads (CAECW), 2002.
6. The Transaction Processing Performance Council. Tpc benchmark c: Standard specification. http://www.tpc.org/tpcc/spec/tpcc current.pdf, Dec 2003.
7. J. Emer, P. Ahuja, E. Borch, A. Klauser, C.K. Luk, S. Manne, S. S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, and T. Juan. Asim: A performance model framework. Computer, 35(2):68-76, 2002.
8. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder. The strong correlation between code signatures and performance. In ISPASS, March 2005.
9. C. K Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Programming Language Design and Implementation, Chicago, IL, June 2005.
10. P. S. Magnnsson, M. Christensson, J. Eskilson, D. Forsgren, G. Hllberg, J. Hgberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35(2):50-58, 2002.
11. C. J. Mauer, M. D. Hill, and D. A. Wood. Full-system timing-first simulation. SIGMETRICS Perform. Eval. Rev., 30(1):108-116, 2002.
12. S. Narayanasamy, G. Pokarn, and B. Calder. Bugnet: Continuously recording program execution for deterministic replay debugging. In ISCA, June 2005.
13. H. Patil, R. Cohn, M. Charney, R. Kapoor, A. Sun, and A. Karunanidhi. Pinpointing representative portions of large Intel Itanium programs with dynamic instrumentation. In MICRO-37, December 2004.
14. J. Ringenberg, C. Pelosi, D. Oehmke, and T. Mudge. Intrinsic checkpointing: A methodology for decreasing simulation time through binary modification. In ISPASS'05, March 2005.
15. M. Rosenblum, E. Bugnion, S. Devine, and S. A. Herrod. Using the simos machine simulator to study complex computer systems. Modeling and Computer Simulation, 7(1):78-103, 1997.
16. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In ASPLOS-X, October 2002.
17. R. Singhal, K.S. Venkatraman, E. Cohn, J.G. Holm, D. Koufaty, M.J. Lin, M. Madhav, M. Mattwandel, N. Nidhi, J. Pearce, and M. Seshadri. Performance) analysis and validation of the intel pentium 4 processor on 90nm technology. In Intel Technology Journal, February 2004.
18. P.K. Szwed, D. Marques, R.M. Buels, S.A. McKee, and M. Schulz. Simsnap: Fast-forwarding via native execution and application-level checkpointing. In Proc. HPCA 2004 Interact-8: Workshop on the Interaction between Compilers and Computer Architectures, February 2004.
19. D. M. Tullsen, S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, and R. L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In ISCA, pages 191-202, 1996.
20. R. Uhlig, R. Fishtein, O. Gershon, I. Hirsh, and H. Wang. Softsdv: A pre-silicon software development environment for the ia-64 architecture. In Intel Technology Journal, December 1999.
21. Roland E. Wunderlich, Thomas F Wenisch, Babak Falsafi, and James C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In ISCA-30, June 2003.
22. J. J. Yi, S. V. Kodakara, R. Sendag, D. J. Lilja, and D. M. Hawkins. Characterizing and comparing prevailing simulation techniques. In HPCA-11, February 2005.