Automated microprocessor stressmark generation

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2008, Pages 229-239

  Joshi, Ajay M ^a   Eeckhout, Lieven ^b   Johnz, Lizy K ^a   Isen, Ciji ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b GHENT UNIVERSITY   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS CONTROL; BENCHMARKING; COMPUTERS; CONCURRENCY CONTROL; ELECTRIC POWER TRANSMISSION; LEARNING SYSTEMS;

ARTIFICIAL BENCHMARKS; AUTOMATED GENERATIONS; AUTOMATIC EXPLORATIONS; BENCHMARK SUITES; COMMERCIAL APPLICATIONS; CONTROL FLOWS; CURRENT PRACTICES; EXHAUSTIVE EXPLORATIONS; LARGE POWERS; MACHINE LEARNINGS; MANAGEMENT SCHEMES; MAXIMUM POWERS; MEMORY ACCESS PATTERNS; MICRO-PROCESSORS; MODELING APPROACHES; PERFORMANCE EVALUATIONS; POWER DELIVERY SYSTEMS; POWER DESIGNS; SYNTHETIC BENCHMARKS;

COMPUTER ARCHITECTURE;

EID: 57749210436     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2008.4658642     Document Type: Conference Paper

References (34)

1. R. Bell Jr. and L. John. Improved Automatic Test Case Synthesis for Performance Model Validation. In ICS, 2005.
2. Personal communication with Aparajita Bhattacharya (Senior Design Engineer) and David Williamson (Consulting Engineer), ARM Inc.
3. P. Bose. Performance Test Case Generation for Microprocessor. In the IEEE VLSI Test Symposium, 1998.
4. P. Bose and J. Abraham. Performance and Functional Verification of Microprocessors. In the IEEE VLSI Design Conference, 2000.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architecture-Level Power Analysis and Optimization. In ISCA, 2000.
6. D. Brooks and M. Martonosi. Dynamic Thermal Management for High-Performance Microprocessors. In HPCA, 2001.
7. D. Burger and T. Austin. The SimpleScalar ToolSet, version 2.0. University of Wisconsin-Madison Tech Report #1342, 1997.
8. T. Chou and K. Roy. Accurate Power Estimation of CMOS Sequential Circuits. IEEE Transactions on VLSI Systems, 1996.
9. R. Desikan, D. Burger, and S. Keckler. Measuring Experimental Error in Microprocessor Simulation. In ISCA, 2001.
10. L. Eeckhout and K. De Bosschere. Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces. In PACT, 2001.
11. Personal communication with Joel Emer, Intel, on the Alpha Toast (max power) and Thumper (dI/dt) stress tools.
12. W. Felter and T. Keller. Power Measurement on the Apple Power Mac G5. IBM Tech Report RC23276, 2004.
13. M. Gowan, L. Biro, D. Jackson, Power Considerations in the Design of the Alpha 21264 Microprocessor. In DAC, 1998.
14. S. H. Gunther, F. Binns, D. M. Carmean and J. C. Hall, Managing the Impact of Increasing Microprocessor Power Consumption. Intel Technology Journal, Q1 2001.
15. M. Haungs, P. Sallee and M. Farrens. Branch Transition Rate: A New Metric for Improved Branch Classification Analysis. In HPCA, 2000.
16. M. Hsiao, E. Rudnick, and J. Patel. Peak Power Estimation of VLSI Circuits: New Peak Power Measures. IEEE Transactions on VLSI Systems, 2000.
17. C. Hsieh and M. Pedram. Microprocessor Power Estimation using Profile-Driven Program Synthesis. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1998.
18. R. Joseph, D. Brooks, and M. Martonosi. Control Techniques to Eliminate Voltage Emergencies in High Performance Processors. In HPCA, 2003.
19. A. Joshi, Constructing Adaptable and Scalable Synthetic Benchmarks for Microprocessor Performance Evaluation, PhD thesis, The University of Texas at Austin, 2007.
20. A. Joshi, L. Eeckhout, R. H. Bell Jr., L. K. John. Performance Cloning: A Technique for Disseminating Proprietary Applications as Benchmarks. In IISWC, 2006.
21. D. Kanter. EEMBC Energizes Benchmarks. Microprocessor Report. July 2006.
22. C. Lim, W. Daasch, and G. Cai. A Thermal-Aware Superscalar Microprocessor. In ISQED, 2002.
23. K. Lee, K. Skadron, and W. Huang. Analytical Model for Sensor Placement on Microprocessors. In ICCD, 2005.
24. F. Najm, S. Goel, and I. Hajj. Power Estimation in Sequential Circuits. In DAC, 1995.
25. S. Nussbaum and J. E. Smith. Modeling Superscalar Processors via Statistical Simulation. In PACT, 2001.
26. M. Oskin, F. Chong, and M. Farrens. HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Design. In ISCA, 2000.
27. Q. Qui, Q.Wu, and M. Pedram. Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics. In DAC, 1998.
28. S. Rajgopal. Challenges in Low-Power Microprocessor Design. In VLSI Design, 1996.
29. T. Sherwood, E. Perelman, G. Hamerley, and B. Calder. Automatically Characterizing Large Scale Program Behavior. In ASPLOS, 2002.
30. K. Skadron, M. Stan, W. Huang, S. Velusamy, K, Sankaranarayanan, and D. Tarjan. Temperature-Aware Microarchitecture. In ISCA, 2003.
31. K. Skadron, M. Martonosi, D. August, M. Hill, D. Lilja, and V. Pai, Challenges in Computer Architecture Evaluation, IEEE Computer, 2003.
32. http://www.spec.org/specpower/
33. C. Tsui, J. Monteiro, M. Pedram, A Despain, and B. Lin. Power Estimation Methods for Sequential Logical Ciruits. IEEE Transactions on VLSI Systems, 1995.
34. R. Vishwanath, V. Wakharkar, A. Watwe, V. Lebonheur. Thermal Performance Challenges from Silicon to Systems. Intel Technology Journal, 2000.