Reconfigurable computing: Accelerating computation with field-programmable gate arrays

Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays

Volumn , Issue , 2005, Pages 1-238

  Gokhale, Maya ^a   Graham, Paul S ^b  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891467433     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/b136834     Document Type: Book

References (444)

1. IP security protocol (ipsec), www.ietf.org/html.charters/ipsec-charter. html (2004).
2. Transims: The transportation analysis simulation system, http://www.transims.tsasa.lanl.gov/ (2004).
3. International roadmap for semiconductors, http://public.itrs.net/ (2005).
4. D. Abramson, A.d. Silva, M. Randall, and A. Posutla, Special purpose computer architectures for high speed optimisation, Second Australasian Conference on Parallel and Real Time Systems, 1995.
5. Actel Corporation, Mountain View, CA, ProASIC Plus flash family FPGAs, November 2004, Datasheet.
6. Jung Ho Ahn, William J. Dally, Brucek Khailany, and Ujval Kapasiand Abhishek Das, Evaluating the imagine stream architecture, Proceedings of the 31st International Symposium on Computer Architecture (2004).
7. Ali M. Al-Haj, Fast discrete wavelet transformation using FPGAs and distributed arithmetic, International Journal of Applied Science and Engineering 1(2003), no. 2, 160-171.
8. O. T. Albaharna, P. Y. K. Cheung, and T. J. Clarke, Area & time limitiations of FPGA-based virtual hardware, Proceedings of the IEEE International Conference on Computer Design, October 1994, pp. 184-189.
9. Felix Albu, Jiri Kadlec, Chris Softley, Rudolf Matousek, Antonin Hermanek, Nick Coleman, and Anthony Fagan, Implementation of (normalised) RLS lattice on Virtex, Proceedings of 11th International Conference on Field-Programmable Logic and Applications (Belfast, Northern Ireland) (G. Brebner and R. Woods, eds.), Lecture Notes on Computer Science, vol. 2147, Springer-Verlag, August 2001, pp. 91-100.
10. Charles J. Alpert and Andrew B. Kahng, Recent directions in netlist partitioning: a survey, Integration, the VLSI Journal 19(1995), no. 1-2, 1-81.
11. A. Alsolaim, J. Becker, M. Glesner, and J. Starzyk, Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (J. Arnold and K. Pocek, eds.), IEEE Computer Society, April 2000, pp. 205-214.
12. Altera Corporation, San Jose, CA, SignalTap embedded logic analyzer Megafunction data sheet, ver. 1.01 ed., January 2000.
13. Altera Corporation, San Jose, CA, FLEX 10k embedded programmable logic device family, version 4.2 ed., January 2003, Datasheet.
14. Altera Corporation, San Jose, CA, APEX 20k programmable logic device family, version 5. 1 ed., March 2004, Datasheet.
15. Altera Corporation, San Jose, CA, Stratix II device handbook, volume 1, 1.2 ed., October 2004.
16. Altera Corporation, San Jose, CA, Stratix II device handbook, volume 2, 1.1 ed., July 2004.
17. S. F. Altschul, W. Gish, W. Miller, W. E. Myers, and D. J. Lipman, Basic local alignment search tool, Journal of Molecular Biology 215(1990), no. 3, 403-410.
18. R. Amerson, R. Carter, B. Culbertson, P. Kuekes, and G. Snider, Teramac-configurable custom computing, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (D. A. Buell and K. L. Pocek, eds.), April 1995, pp. 32-38.
19. R. Amerson, R. Carter, W. Culbertson, P. Kuekes, G. Snider, and Albertson L, Plasma: An FPGA for million gate systems, ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA), February 1996.
20. Ray Andraka, A survey of CORDIC algorithms for FPGA based computers, FPGA'98: Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, ACM Press, 1998, pp. 191-200.
21. Annapolis Micro Systems, Annapolis, MD, WILDFORCE reference manual, rev 3.1 ed., 1998.
22. Annapolis Micro Systems, Inc., http://www.annapmicro.com/, (2004).
23. Andrew W. Appel and Maia Ginsburg, Modern compiler implementation in C, Cambridge University Press, 1998.
24. N. Aranki, W. Q. Jiang, and A. Ortega, FPGA-based parallel implementation for the lifting discrete wavelet transform, Proceedings of the SPIE - The International Society for Optical Engineering 4118(2000), 96-107.
25. N. Aranki, A. Moopenn, and R. Tawel, Parallel FPGA implementation of the split and merge discrete wavelet transform, Lecture Notes In Computer Science 2438(2002), 740-749.
26. J. M. Arnold, The Splash 2 software environment, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (D. A. Buell and K. L. Pocek, eds.), April 1993, pp. 88-93.
27. M. Arnold, D. A. Buell, and E. G. Davis, Splash 2, 4th Annual Symposium on Parallel Algorithms and Architectures (San Diego, California), 1992, pp. 316-322.
28. Peter Ashenden, The designer's guide to VHDL, Academic Press, A Harcourt Science and Technology Company, 2002.
29. P. M. Athanas and H. F. Silverman, Processor reconfiguration through instruction-set metamorphosis, IEEE Computer 26(1993), no. 3, 11-18.
30. K. A. Atkins, C. L. Barret, R. J. Beckman, S. G. Eubank, N. W. Hengarter, G. Istrate, A. V. S. Kumar, M. V. Marathe, H. S. Mortviet, C. M. Reidys, P. R. Romero, R. A. Pistone, J. P. Smith, P. E. Stretz, C. D. Engelhart, M. Droza, M. M. Morin, S. S. Pathak, S. Zust, and S. S. Ravi, ADHOPNET: Integrated tools for end-to-end analysis of extremely large next generation telecommunication networks, Tech. report, Los Alamos National Laboratory, Los Alamos, NM, 2003.
31. Navid Azizi, Ian Kuon, Aaron Egier, Ahmad Darabiha, and Paul Chow, Reconfigurable molecular dynamics simulator, IEEE International Symposium on FPGAs for Custom Computing Machines (2004), 197-206.
32. J. Babb, R. Tessier, and A. Agarwal, Virtual wires: Overcoming pin limitations in FPGA-based logic emulators, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (D. A. Buell and K. L. Pocek, eds.), April 1993, pp. 142-151.
33. Sashisu Bajracharya, Chang Shu, Kris Gaj, and Tarek A. El-Ghazawi, Implen mentation of elliptic curve cryptosystems over GF (2) in optimal normal basis on a reconfigurable computer., FPL, 2004, pp. 1001-1005.
34. Z. K. Baker and V. K. Prasanna, A methodology for synthesis of efficient intrusion detection systems on FPGAs, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2004.
35. A. Banerjee, A. S. Dhar, and S. Banerjee, FPGA realization of a CORDIC based FFT processor for biomedical signal processing, Microprocessors and Microsystems 25(2001), no. 3, 131-42.
36. V. Baumgarte, F. May, A. Nuckel, M. Vorbach, and M. Weinhardt, Pact XPP-a self-reconfigurable data processing architecture, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (Las Vegas, NV), CSREA Press, June 2001, pp. 64-70.
37. BEE 2, http://bwrc.eecs.berkeley.edu/research/bee/bee2/, (2004).
38. Pavle Belanovíc and Miriam Leeser, A library of parameterized floating-point modules and their use, FPL 2002: The 12th International Conference on Field-Programmable Logic and Applications, Springer-Verlag, 2002, pp. 657-666.
39. Peter Bellows, SLAAC1-V SDK user's manual, USC Information Sciences Institute-East, Arlingtonm, VA, 0.3.1 ed., October 2000, This document is included with the SLAAC1-V board documentation.
40. Peter Bellows, Jaroslav Flidr, Ladan Gharaj, et al., IPSec-Protected Transport of HDTV over IP, Military Applications of Programmable Logic Devices (MAPLD) (Wasington, DC) (Rich Katz, ed.), September 2003.
41. Peter Bellows, Jaroslav Flidr, Tom Lehman, Brian Schott, and Keith Underwood, GRIP: A reconfigurable architecture for host-based gigabit-rate packet processing, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2002.
42. Peter Bellows and Brad Hutchings, JHDL-an HDL for reconfigurable systems, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, April 1998, pp. 175-184.
43. -. Designing run-time reconfigurable systems with JHDL, Journal of VLSI Signal Processing 28 (2001).
44. A. Benkrid, K. Benkrid, and D. Crookes, Design and implementation of a generic 2d orthogonal discrete wavelet transform on FPGA, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2003, 9-11 April 2003, Napa, CA, USA, Los Alamitos, CA, USA: IEEE Comput. Soc, 2003, 2003, pp. 162-72.
45. K. Benkrid, D. Crookes, and A. Benkrid, Towards a general framework for FPGA based image processing using hardware skeletons, Parallel Computing 28 (2002).
46. D. A. Benson, I. Karsch-Mizrachi, D. J. Lipman, J. Ostell, and D. L. Wheeler, Genbank: update, Nucleic Acids Research, Database issue 32(2004), D23-D26.
47. P. Bertin, D. Roncin, and J. Vuillemin, Introduction to programmable active memories, Systolic Array Processors (J. McCanny, J. McWhirther, and E. Swartslander Jr., eds.), Prentice Hall, 1989, pp. 300-309.
48. -. Programmable active memories: a performance assessment, Research on Integrated Systems: Proceedings of the 1993 Symposium (G. Borriello and C. Ebeling, eds.), 1993, pp. 88-102.
49. Vaughn Betz and Jonathan Rose, Automatic generation of FPGA routing architectures from high-level descriptions, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, ACM Press, 2000, pp. 175-184.
50. Vaughn Betz, Jonathan Rose, and Alexander Marquardt, Architecture and CAD for deep-submicron FPGAs, Kluwer Academic Publishers, Boston, 1999.
51. R. Bittner and P. Athanas, Wormhole run-time reconfiguration, ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA), February 1997, pp. 79-85.
52. Per Bjureus, Mikael Millberg, and Axel Jantsch, FPGA resource timing estimation from matlab execution traces, International Conference on Signal Processing Applications and Technology (2002).
53. B. H. Bloom, Space-time trade-offs in hash coding with allowable errors, Commun. ACM 13(1970), no. 7, 422-426.
54. W. Bohm, J. Hammes, B. Draper, M. Chawathe, C. Ross, and W. Najjar, Mapping a single assignment programming language to reconfigurable systems, Journal of Supercomputing 21(2002), 117-130.
55. K. Bondalapati, P. Diniz, P. Duncan, J. Granacki, M. Hall, R. Jain, and H. Ziegler, Defacto: Design environment for adaptive computing technology, Proceedings of the Reconfigurable Architecture Workshop, held in conjunction with the International Parallel Processing Symposium, San Juan, Puerto Rico (1999).
56. Bernard Bosi, Guy Bois, and Yvon Savaria, Reconfigurable pipelined 2-d convolvers for fast digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 7(1999), no. 3.
57. Florian Braun, John Lockwood, and Marcel Waldvogel, Protocol wrappers for layered network packet processing in reconfigurable hardware, IEEE Micro 22(2002), no. 3, 66-74.
58. S. E. Brenner, C. Chothia, and T. J. Hubbard, Population statistics of protein structures: lessons from structural classification, Curr. Opin. Struct. Biol 7(1997), 369-376.
59. Stephen D. Brown, Robert J. Francis, Jonathan Rose, and Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, 1992.
60. Duncan Buell, Jeffrey Arnold, and Walter Kleinfelder, Splash 2: FPGAs in a custom computing machine, Wiley-IEEE Computer Society Press, 1996.
61. Michael Caffrey, A space-based reconfigurable radio, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) (Toomas P. Plaks and Peter M. Athanas, eds.), CSREA Press, June 2002, pp. 49-53.
62. Timothy J. Callahan, John R. Hauser, and John Wawrzynek, The Garp architecture and C compiler, IEEE Computer (2000).
63. Nick Camilleri, Status and control semaphore registers using partial reconfiguration, Application Note XAPP 153, Xilinx, Inc., San Jose, CA, June 1999.
64. A. Carreira, T. W. Fox, and L. E. Turner, A method for implementing bitserial finite impulse response digital filters in FPGAs using jbitssup TM, Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream. 12th International Conference, FPL 2002. Proceedings, 2-4 Sept. 2002, Montpellier, France (M. Glesner, P. Zipf, and M. Renovell, eds.), Berlin, Germany: Springer-Verlag, 2002, 2002, pp. 222-231.
65. L. Carter, R. Floyd, J. Gill, G. Markowsky, and M. Wegman, Exact and approximate membership testers, 10th ACM Symposium on Theory of Computing (STOC 78), 1978, pp. 59-65.
66. Richard Carter, Personal communication, 6July 2001.
67. C. Chang, BLAST implementation on BEE2, University of California at Berkeley, 2004.
68. Franois Charot, Eslam Yahya, and Charles Wagner, Efficient modularpipelined AES implementation in counter mode on ALTERA FPGA, Field-Programmable Logic and Applications, vol. Lecture Notes in Computer Science vol. 2778, Springer, 2003, pp. 282-291.
69. D. C. Chen and J. M. Rabaey, A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths, IEEE Journal of Solid-State Circuits 27(1992), no. 12, 1895-1904.
70. Keping Chen, Bit-serial realizations of a class of nonlinear filters based on positive boolean functions, IEEE Transactions on Circuits and Systems 36(1989), no. 6.
71. Wen-Hsiung Chen, C. HarrisonSmith, and S. C. Fralick, Fast computational algorithm for the discrete cosine transform, IEEE Transactions on Communications COM-25(1977), no. 9, 1004-1009.
72. Don Cherepacha and David Lewis, A datapath oriented architecture for FPGAs, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA), ACM/SIGDA, February 1994, pp. 1-11.
73. O. Y. H. Cheung, P. H. W. Leong, et al., Implementation of an FPGA-based accelerator for virtual private networks, IEEE International Conference on Field Programmable Technology, Springer, 2002.
74. O. Y. H. Cheung, K. H. Tsoi, K. H. Leung, et al., Tradeoffs in parallel and serial implementations of the International Data Encryption Algorithm IDEA, Proceedings of the Cryptographic Hardware and Embedded Systems Workshop (CHES), Springer, 2001, pp. 333-347.
75. Kang-Ngee Chia, Hea Joung Kim, Shane Lansing, William H. Mangione-Smith, and John Villasenor, High-performance automatic target recognition through data-specific VLSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 6(1998), no. 3.
76. Y. H. Cho and W. H. Mangione-Smith, Deep packet filter with dedicated logic and read only memories, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2004.
77. Seonil Choi and Viktor Prasanna, Time and energy efficient matrix factorization using FPGAs, FPL 03:13th International Conference on Field Programmable Logic and Applications, September 2003.
78. N. Chomsky, Syntactic structures, Mouton, La Haye, 1957.
79. C. Chou, S. Mohanakrishnan, and J. B. Evans, FPGA implementation of digital filters, Proceedings of the Fourth International Conference on Signal Processing Applications and Technology (Santa Clara, CA), 1993, pp. 80-88.
80. E. Chow, T. Hunkapiller, and J. Peterson, Biological information signal processor, ASAP'91, International Conference on Application Specific Array Processors (Barcelona, Spain), 1991.
81. TM processor interface, Field-Programmable Logic and Applications: 5th international workshop (Oxford, United Kingdom) (W. Moore and W. Luk, eds.), Lecture Notes in Computer Science, vol. 975, Springer-Verlag, Berlin, August/September 1995, pp. 36-43.
82. C. Ciressan, An FPGA-based syntactic parser for real-life context free grammars, Ph. D. thesis, EPFL, january 2002.
83. C. R. Clark and D. E. Schimmel, Scalable pattern matching for high speed networks, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2004.
84. Netscape Communications, SSL 3.0 Specification, wp. netscape.com/eng/ssl3 (1996).
85. Katherine Compton and Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR) (2002), no. 2, 171-210.
86. -. Flexibility measurement of domain-specific reconfigurable hardware, FPGA'04: Proceeding of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, ACM Press, 2004, pp. 155-161.
87. J. Cong and Y. Ding, FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 13(1994), no. 1, 1-11.
88. -. On area/depth trade-off in LUT-based FPGA technology mapping, IEEE Transactions on VLSI Systems 2(1994), no. 2, 137-148.
89. Jason Cong, Honching Peter Li, Sung Kyu Lim, Toshiyuki Shibuya, and Dongmin Xu, Large scale circuit partitioning with loose/stable net removal and signal flow based clustering, ICCAD'97: Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, IEEE Computer Society, 1997, pp. 441-446.
90. Jason Cong and Sung Kyu Lim, Edge separability based circuit clustering with application to circuit partitioning, ASP-DAC'00: Proceedings of the 2000 conference on Asia South Pacific design automation, ACM Press, 2000, pp. 429-434.
91. Jason Cong and M'Lissa Smith, A parallel bottom-up clustering algorithm with applications to circuit partitioning in VLSI design, DAC'93: Proceedings of the 30th international conference on Design automation, ACM Press, 1993, pp. 755-760.
92. G. A. Constantinides, Perturbation analysis for word-length optimization, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. FCCM 2003, 9-11 April 2003, Napa, CA, USA, Los Alamitos, CA, USA: IEEE Comput. Soc, 2003, 2003, pp. 81-90.
93. A. A. Conti, T. Van Court, and M. C. Herbordt, Processing repetitive sequence structures with mismatches at streaming rate., FPL 2004, 2004, pp. 1080-1083.
94. J. W. Cooley and J. W. Tukey, An algorithm for the machine calculation of complex fourier series, Math. Computation 19(1965), 297-301.
95. F. Corpet, F. Serav, J. Gouzy, and D. Kahn, ProDom and ProDom-CG: tools for protein domain analysis and whole genome comparisons, Nucleic Acid Research 28(2000), 267-269.
96. T. Van Court and M. C. Herbordt, Families of FPGA-based algorithms for approximate string matching, ASAP'04, 2004.
97. Tom Van Court, Yongfeng Gu, and Martin C. Herbordt, Fpga acceleration of rigid molecule interactions, IEEE International Symposium on FPGAs for Custom Computing Machines (2002), 197-206.
98. M. Crochemore, C. Iliopoulos, Y. Pinzon, and J. Reid, A fast and practical bit-vector algorithm for the longest common subsequence problem, Information Processing Letters 80(2001), no. 6, 279-285.
99. C. Ebeling D. C. Cronquist and P. Franklin, RaPiD - reconfigurable pipelined datapath, Field-Programmable Logic: Smart Applications, New Paradigms, and Compilers. 6th International Workshop on Field-Programmable Logic and Applications (Darmstadt, Germany) (R. W. Hartenstein and M. Glesner, eds.), Springer-Verlag, September 1996, pp. 126-135.
100. D. C. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, Architecture design of reconfigurable pipelined datapaths, Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI (Atlanta, GA), March 1999, pp. 23-40.
101. Darren C. Cronquist, Paul Franklin, Stefan G. Berg, and Carl Ebeling, Specifying and compiling applications for RaPiD, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, April 1998, pp. 116-125.
102. Joan Daemen and Vincent Rijmen, The design of Rijndael: AES - the Advanced Encryption Standard, Springer-Verlag, 2002.
103. Andread Dandalin, Viktor Prasanna, and Jose Rolim, An adaptive cryptographic engine for IPSec architectures, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (Brad Hutchings, ed.), April 2000.
104. A. Darling, L. Carey, and W. Feng, The design, implementation, and evaluation of mpiBLAST, CWCE 2003, 2003.
105. D. Dasgupta and Z. Michalewicz, Evolutionary algorithms in engineering applications, Springer-Verlag, Berlin, 1997.
106. Janaka Deepakumara, Howard M. Heys, and R. Venkatesan, FPGA implementation of md5 hash algorithm, IEEE Canadian Conference on Electrical and Computer Engineering, May 2001.
107. A. DeHon, DPGA-coupled microprocessors: Commodity ICs for the early 21st century, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (D. A. Buell and K. L. Pocek, eds.), April 1994, pp. 31-39.
108. A. DeHon, J. Adams, M. DeLorimier, N. Kapre, Y. Matsuda, and H. Naeimi, Design patterns for reconfigurable computing, IEEE International Symposium on FPGAs for Custom Computing Machines (2004), 13-22.
109. Andŕe DeHon, DPGA utilization and application, ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA), February 1996, pp. 115-121.
110. J. P. Delahaye, G. Gogniat, C. Roland, and P. Bomel, Software radio and dynamic reconfiguration on a DSP/FPGA platform, Frequenz 58(2004), no. 5-6, 152-159.
111. P. B. Denyer and David Renshaw, VLSI signal processing; a bit-serial approach, Addison-Wesley Longman Publishing Co., Inc., 1985.
112. T. Desai and K. J. Hintz, A parallel implementation of LMS adaptive filter in hardware for landmine detection, Proceedings of SPIE - The International Society for Optical Engineering 5415(2004), no. PART 2, 973-983.
113. J́eŕemie Detrey and Florent De Dinechin, FPLibrary, a VHDL library of parametrisable floating-point and LNS operators for FPGA, http://perso.enslyon. fr/jeremie.detrey/FPLibrary/, 2004.
114. S. Dharmapurikar, M. Attig, and J. Lockwood, Design and implementation of a string matching system for network intrusion detection using FPGA-based Bloom filters, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), 2004.
115. S. Dharmapurikar, P. Krishnamurthy, T. Sproull, and J. Lockwood, Deep packet inspection using parallel bloom filters, 2003.
116. C. Dick, Implementing area optimized narrow-band FIR filters using Xilinx FPGAs, Proceedings of the SPIE - The International Society for Optical Engineering 3526(1998), 227-38.
117. -. Minimum multiplicative complexity implementation of the 2-D DCT using Xilinx FPGAs, Proceedings of the SPIE - The International Society for Optical Engineering 3526(1998), 190-201.
118. C. Dick and F. Harris, On the use of FPGAs for OFDM signal processing, International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 04) (Las Vegas, NV) (TP Plaks, ed.), CSREA PRESS, June 2004, pp. 259-263.
119. C. Dick, F. Harris, and M. Rice, Synchronization in software radios - carrier and timing recovery using FPGAs, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (B. L. Hutchings, ed.), IEEE COMPUTER SOC, April 2000, pp. 195-204.
120. C. H. Dick, FPGAs: re-inventing the signal processor, International Conference on Engineering of Reconfigurable Systems and Algorithms - ERSA'03, 23-26 June 2003, Las Vegas, NV, USA (TP Plaks, ed.), Athens, GA, USA: CSREA Press, 2003, 2003, pp. 252-8.
121. Chris Dick, Computing the discrete fourier transform on FPGA based systolic arrays, ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA), February 1996, pp. 129-135.
122. Chris Dick, Fred Harris, Fred, and Michael Rice, FPGA implementation of carrier synchronization for QAM receivers, Journal of VLSI Signal Processing 36(2004), no. 1, 57-71.
123. E. W. Dijkstra, A note on two problems in connexion with graphs, Numer. Math. 1(1959), 269-271. MR MR0107609 (21334)
124. Tom Dillon, Two Virtex-II FPGAs deliver fastest, cheapest, best highperformance image processing system, Xcell Journal (2001), no. Fall/Winter, 70-73, Xilinx, Inc. publication.
125. -. Personal communications, May 2004.
126. T. T. Do, H. Kropp, C. Reuter, and P. Pirsch, A flexible implementation of high-performance FIR filters on Xilinx FPGAs, Field-Programmable Logic and Applications. From FPGAs to Computing Paradigm. 8th International Workshop, FPL'98. Proceedigns, 31 Aug.-3 Sept. 1998, Tallinn, Estonia (A. Hartenstein, RW; Keevallik, ed.), Berlin, Germany: Springer-Verlag, 1998, 1998, pp. 441-5.
127. Bruce A. Draper, Ross Beveridge, A. P. Willem B̈ohm, Charles Ross, and Monica Chawathe, Accelerated image processing on FPGAs, IEEE Transactions on Image Processing 12(2003), no. 12.
128. DRS Technologies, Inc., http://www.drs.com/, (2004).
129. J. Dumoulin, J. A. Foster, J. F. Frenzel, and S. McGrew, Special purpose image convolution with evolvable hardware, Workshop on Real-World Applications of Evolutionary Computing, Lecture Notes in Computer Science, vol. 1803, 2000.
130. P. Dunn and P. Corke, Real-time stereopsis using FPGAs, 7th International Workshop on Field-Programmable Logic and Applications: FPL'97, September 1997.
131. Lisa Durbeck and Nick Macias, The cell matrix: An architecture for nanocomputing, Nanotechnology (2001), 217-230.
132. S. Dydel and P. Bala, Large scale protein sequence alignment using FPGA reprogrammable logic devices, FPL'04, LNCS 3203 (Springer, ed.), 2004, pp. 23-32.
133. C. Ebeling, L. McMurchie, S. A. Hauck, and S. Burns, Placement and routing tools for the Triptych FPGA, IEEE Transactions on VLSI Systems 3(1995), no. 4, 473-482.
134. Carl Ebeling, Darren C. Cronquist, Paul Franklin, Jason Secosky, and Stefan G. Berg, Mapping applications to the RaPiD configurable architecture, Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, April 1997, pp. 106-115.
135. S. R. Eddy, Profil hidden Markov model, Bioinformatics 14(2002), 755-763.
136. A. J. Elbirt and C. Paar, An FPGA implementation and performance evaluation of the Serpent block cipher, FPGA'00: Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field Programmable Gate Arrays, ACM Press, 2000, pp. 33-40.
137. Rolf Enzler, Tobias Jeger, Didier Cottet, and Gerhard Troster, High-level area and performance estimation of hardware building blocks on FPGAs, International Conference on Field-Programmable Logic and Applications, (2000), 525-534.
138. Eonic, Eonic PowerFFT on-line datasheet, http://www.eonic.com/cgibin/ update frames.cgi?lang=uk&go=processors/powerfft.html, April 2004.
139. G. Estrin, Organization of computer systems - the fixed plus variable structure computer, Proceedings of the Western Joint Computer Conference, 1960, pp. 33-40.
140. G. Estrin, B. Bussell, R. Turn, and J. Bibb, Parallel processing in a restructurable computer system, IEEE Transactions on Electronic Computers (1963), 747-755.
141. -. Parallel processing in a restructurable computer system, IEEE Transactions on Electronic Computers (1963), 747-755.
142. Gerald Estrin, Reconfigurable computer origins: The UCLA fixed-plus-variable (F+V) structure computer, IEEE Annals of the History of Computing 24(2002), no. 4, 3-9.
143. A. Bateman et al., The PFAM protein families database, Nucleic Acids Research, Database Issue 32(2004), D138-D141.
144. B. Boeckmann et al., The swiss-prot protein knowledgebase and its supplement TrEMBL in 2003, Nucleic Acids Research 31(2003), no. 1, 365-370.
145. F. Sanger et al, Nucleotide sequence of bacteriophage lambda DNA, J. Molecular Biology 162(1982), no. 4, 729-773.
146. G. Stoesser et al., The EMBL nucleotide sequence database, Nucleic Acids Research 30(2002), 21-26.
147. R. K. Singh et al., Research on integrated system, ch. A Scalable Systolic Multiprocessor System dor Analysis of Biological Sequences, G. Borrielo and C. Ebeling, 1993.
148. S. F. Altschul et al., Gapped BLAST and PSI-BLAST: a new generation of protein database search programs, Nucleic Acids Research 25(1997), no. 17, 3389-3402.
149. S. Eubank, H. Guclu, V. S. A. Kumar, M. V. Madhav, A. Srinivasan, Z. Toroczkai, and N. Wang, Modelling disease outbreaks in realistic urban social networks, Nature 429(2004), no. 6988, 180-184.
150. J. B. Evans, Efficient FIR filter architectures suitable for FPGA implementation, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 41(1994), no. 7, 490-3.
151. Joe Fabula, Austin Lesea, and Saar Drimer, The NSEU sensitivity of static latch based FPGAs and flash storage devices, Proceedings of the 7th Military and Aerospace Applications of Programmable Logic Devices (Washington, D. C.) (Richard Katz, ed.), NASA Office of Logic Design, AIAA, September 2004, On-line proceedings available through http://www.klabs.org., pp. L139.1-26.
152. Olivier Faugeras, Thierry Vieville, E. Theron, J. Vuillemin, B. Hotz, Z. Zhang, L. Moll, P. Bertin, H. Mathieu, P. Fua amd G. Berry, and C. Proy, Real-time correlation-based stereo: Algorithm, implementations and applications, Technical Report 2013, INRIA, 1993.
153. B. Feher, New inner product algorithm of the two-dimensional DCT, Proceedings of the SPIE - The International Society for Optical Engineering 2419(1995), 436-44.
154. J. P. Fitch, E. J. Coyle, and N. C. Gallagher, Median filtering by threshold decomposition, IEEE Trans. Acoust., Speech, Signal Processing ASSP-32(1984), no. 6.
155. T. W. Fox and L. E. Turner, Implementing the discrete cosine transform using the Xilinx Virtex FPGA, Lecture Notes In Computer Science 2438(2002), 492-502.
156. Robert Francis, A tutorial on logic synthesis for lookup-table based FPGAs, IEEE International Conference on Computer Aided Design (1992), 40-47.
157. Robert Francis, Jonathan Rose, and Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, DAC'91: Proceedings of the 28th conference on ACM/IEEE design automation, ACM Press, 1991, pp. 227-233.
158. Robert J. Francis, Jonathan Rose, and Kevin Chung, Chortle: a technology mapping program for lookup table-based field programmable gate arrays, DAC'90: Proceedings of the 27th ACM/IEEE conference on Design automation, ACM Press, 1990, pp. 613-619.
159. Jan Frigo, Tom Braun, Joe Arrowood, and Maya Gokhale, Comparison of high-level FPGA design tools for a bpsk signal detection application, Software Defined Radio Forum (2003).
160. B. K. Fross, R. L. Donaldson, and D. J. Palmer, PCI-based WILDFIRE reconfigurable computing engines, Proceedings of SPIE-The International Society for Optical Engineering (Bellingham, WA), vol. 2914, SPIE, SPIE, November 1996, pp. 170-179.
161. Earl Fuller, Michael Caffrey, Phil Blain, Carl Carmichael, Noor Khalsa, and Anthony Salazar, Radiation test results of the Virtex FPGA and ZBT SRAM for space based reconfigurable computing, Proceedings of the Military and Aerospace Programmable Logic Devices International Conference (MAPLD) (Laurel, MD), September 1999.
162. F. Furtek, A field-programmable gate array for systolic computing, Research on Integrated Systems: Proceedings of the 1993 Symposium (G. Borriello and C. Ebeling, eds.), 1993, pp. 183-199.
163. Kris Gaj and Pawel Chodowiec, Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays, Progress in Cryptology - CT-RSA 2001: The Cryptographers' Track at RSA Conference, vol. Lecture Notes in Computer Science vol. 2020, Springer, 2001.
164. Lijun Gao, K. K. Parhi, and Jun. Ma, Relaxed annihilation-reordering lookahead QRD-RLS adaptive filters, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 35(2003), no. 2, 119-35.
165. P. Gardner-Stephen and G. Knowles, Dash: Localising dynmamic programming for order of magnitude faster, accurate sequence alignment, IEEE Computational Systems Bioinformatics Conference (San Francisco, CA), 2004.
166. R. A. Georges and J. Heringa, Protein domain identification and improved sequence similarity searching using PSI-BLAST, Proteins: Structure, Function, and Genetics 48(2002), 672-681.
167. M. Giraud and D. Lavenier, Linear encoding scheme for weighted finite automata, Ninth International Conference on Implementation and Application of Automata (CIAA 2004), LNCS 3317, july 2004.
168. M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweely, and D. Lopresti, Building and using a highly parallel programmable logic array, IEEE Computer 24(1991), no. 1, 81-89.
169. M. Gokhale and B. Schott, Data parallel C on a reconfigurable logic array, Journal of Supercomputing 9(1994), no. 3, 291-313.
170. M. B. Gokhale and J. M. Stone, Co-synthesis to a hybrid RISC/FPGA architecture, Journal of VLSI Signal Processing Systems 24 (2000).
171. M. B. Gokhale, J. M. Stone, J. Arnold, and M. Kalinowski, Stream-oriented FPGA computing in the Streams-C high level language, IEEE International Symposium on FPGAs for Custom Computing Machines, 2000.
172. Maya Gokhale, Dave Dubois, Andy Dubois, Mike Boorman, Steve Poole, and Vic Hogsett, Granidt: Towards gigabit rate network intrusion detection technology., FPL, 2002, pp. 404-413.
173. Maya Gokhale and Janice Stone, NAPA C: compiling for a hybrid RISC/FPGA archictecture, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 1997.
174. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor, PipeRench: a reconfigurable architecture and compiler, IEEE Computer 33(2000), no. 4, 70-77.
175. Ivan Gonzalez, Sergio Ĺopez-Buedo, Francisco J. Ǵomez, and Javier Mart́inez, Using partial reconfiguration in cryptographic applications: An implementation of the idea algorithm., FPL, 2003, pp. 194-203.
176. John B. Gosling, Simulation in the design of digital electronic systems, Cambridge University Press, 1993.
177. O. Gotoh, An improved algorithm for matching biological sequences, J. Mol. Biol. 162(1982), no. 3, 705-708.
178. J. Gouzy, F. Corpet, and D. Kahn, Whole genome protein domain analysis using a new method for domain clustering, Computers and Chemistry (1999), no. 23, 333-340.
179. Paul Graham and Brent Nelson, FPGA-based sonar processing, ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA (1998), 201-208.
180. -. FPGAs and DSPs for sonar processing-inner loop computations, Technical Report CCL-1998-GN-1, Brigham Young University, Provo, UT, 1998, Published on http://splish.ee.byu.edu.
181. Paul Graham, Brent Nelson, and Brad Hutchings, Instrumenting bitstreams for debugging FPGA circuits, Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Rohnert Park, CA), IEEE Computer Society, April 2001.
182. Paul S. Graham, Logical hardware debuggers for FPGA-based systems, Ph. D. thesis, Brigham Young University, Provo, UT, December 2001.
183. L. Grate, M. Diekhans, D. Dahle, and R. Hughey, Sequence analysis with the kestrel SIMD parallel processor, Pacific Symposium on Biocomputing (Hawaii), 2001.
184. A. A. Gray, C. Lee, P. Arabshahi, and J. Srinivasan, Object-oriented reconfigurable processing for wireless networks, IEEE International Conference on Communications, 28 April-2 May 2002, New York, NY, USA, Piscataway, NJ, USA: IEEE, 2002, 2002, pp. 497-501 vol. 1.
185. S. Guccione and E. Keller, Gene matching using JBits, Field Programmable Logic and Applications, Reconfigurable Comuting 12th Int. Conference, 2002.
186. Steven A. Guccione, Delon Levi, and Prasanna Sundararajan, JBits: A Javabased interface for reconfigurable computing, Second Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD) (Laurel, MD), September 1999.
187. P. Guerdoux and D. Lavenier, Samba: Hardware accelerator for biological sequence comparison, CABIOS 13(1997), no. 6, 609-615.
188. P. Guerdoux-Jamet and D. Lavenier, Systolic filter for fast DNA similarity search, ASAP'95, International Conference on Application Specific Array Processors (Strasbourg, France), 1995.
189. S. Gupta, Hardware acceleration of hidden markov models for bioinformatics applications, Master's thesis, Boise State University, 2004.
190. S. Guyetant, M. Giraud, S. Derrien, L. L'Hours, S. Rubini, F. Raimbault, and D. Lavenier, Cluster of reconfigurable nodes for scanning large genomic banks, Parallel Computing 31(2005), no. 1.
191. Lars Hagen and Andrew B. Kahng, A new approach to effective circuit clustering, ICCAD'92: Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, IEEE Computer Society Press, 1992, pp. 422-427.
192. Malay Haldar, Anshuman Nayak, Alok Choudhary, and Prith Banerjee, A system for synthesizing optimized FPGA hardware from MATLAB, Proceedings of the 2001 IEEE/ACM International Conference on Computer-aided design (2001), 314-319.
193. Tsuyoshi Hamada, Toshiyuki Fukushige, Atsushi Kawai, and Joshiyuki Makino, Progrape-1: A programmable special-purpose computer for many-body simulations, IEEE International Symposium on FPGAs for Custom Computing Machines (1998), 256-257.
194. P. Hamalainen et al., Hardware implementation of the improved WEP and RC4 encryption algorithms for wireless terminals, European Signal Processing Conference (EUSIPCO'2000), September 2000.
195. T. Han and S. Parameswaran, Swasad: An ASIC design for high speed DNA sequence matching, 15th Int. Conf. on VLSI Design (IEEE CSP, ed.), 2002.
196. Silvina Zimi Hanono, Innerview hardware debugger: A logic analysis tool for the virtual wires emulation system, Master's thesis, Massachusetts Institute of Technology, February 1995.
197. R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, DATE'01: Proceedings of the conference on Design, automation and test in Europe, IEEE Press, 2001, pp. 642-649.
198. R. Hartenstein, R. Kress, and H. Reinig, A new FPGA architecture for wordoriented datapaths, Field-Programmable Logic: Architectures, Synthesis and Applications. 4th International Workshop on Field-Programmable Logic and Applications (Prague, Czech Republic) (R. Hartenstein and M. Z. Servit, eds.), Springer-Verlag, September 1994, pp. 144-155.
199. R. I. Hartley and K. K. Parhi, Digit-serial computation, Kluwer Academic Press, Boston, MA, 1995.
200. S. Haruyama, R. Morelos-Zaragoza, and Y. Sanada, A software defined radio platform with direct conversion: SOPRANO, Wireless Personal Communications 23(2002), no. 1, 67-76.
201. John R. Hauser and John Wawrzynek, GARP: A MIPS processor with a reconfigurable coprocessor, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (J. Arnold and K. L. Pocek, eds.), April 1997.
202. D. Haussler, A. Krogh, I. S. Mian, and K. Sjolander, Protein modelling using hidden markov models: Analysis of globins, Hawaii Int. Conf. System Sciences, January 1993.
203. Dirk Helgemo, Digital signal processing at 1ghz in a field-programmable object array, Proceedings of 6th Annual Military and Aerospace Programmable Logic Devices International Conference (Washington, D. C.), NASA Office of Logic Design, September 2003, http://www.klabs.org, pp. D1.1-5.
204. K. S. Hemmert and B. Hutchings, Issues in debugging highly parallel FPGA-based applications derived from source code., Proceedings of the Asia and South Pacific Design Automation Conference (Kitakyushu, Japan), Piscataway, NJ, USA: IEEE, 2003, January 2003, pp. 483-488.
205. K. Scott Hemmert, Justin L. Tripp, Brad L. Hutchings, and Preston A. Jackson, Source level debugger for the sea cucumber synthesizing compiler, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, IEEE Computer Society, April 2003, pp. 228-237.
206. J. G. Henikoff and S. Henikoff, Amino acid substitution matrices from protein blocks, Proc. Natl. Acad. Sci. USA 89(1992), 10915-10919.
207. J. L. Hennessy and D. A. Patterson, Computer architecture: A quantitative approach, 3rd edition, Morgan Kaufmann Publishing Co., 2003.
208. Hewlett Packard, Palo Alto, CA, Tmac, Aug. 1995, This is documentation which came with Teramac held in the BYU Configurable Computing Lab's document library. Apparently, this manual was a chapter in some internal document created by HP Labs, but the name of the document is not known.
209. Todd Hiers, Tms320c6414/5/6 power consumption summary, Application Report SPRA811C, Texas Instruments, July 2003.
210. D. T. Hoang, Searching genetic databases on splash 2, FCCM'93, IEEE Workshop on FPGAs for Custom Computing Machines (Napa, California), 1993, pp. 185-191.
211. Alireza Hodjat and Ingrid Verbauwhede, A 21.54 gbits/s fully pipelined AES processor on FPGA, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2004.
212. E. B. Hogenauer, An economical class of digital filters for decimation and interpolation, IEEE Transactions on Acoustics, Speech and Signal Processing ASSP/29(1981), no. 2, 155-62.
213. M. Honda, H. Harada, and M. Fujise, An efficient radio transmission scheme of configuration data for FPGA-based downloadable software radio communication systems, Electronics and Communications in Japan, Part 1 (Communications) 86(2003), no. 7, 31-41.
214. J. Hopcroft and J. Ullman, Formal languages and their relation to automata, Addison-Wesley, 1969.
215. N. Howard and R. W. Taylor, Reconfigurable logic: technology and applications, Computing & Control Engineering Journal 3(1992), no. 5, 235-240.
216. Shen-Fu Hsiao, Chun-Yi Lau, and J. M. Delosme, Redundant constant-factor implementation of multi-dimensional CORDIC and its application to complex SVD, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 25(2000), no. 2, 155-66.
217. Y. H. Hu, CORDIC-based VLSI architectures for digital signal processing, IEEE Signal Processing Magazine 9(1992), no. 3, 16-35.
218. R. Hughey, Massively parallel biosequence analysis, Tech. Report UCSC-CRL-93-14, University of California, Santa Cruz, 1993.
219. -. Parallel hardware for sequence comparison alignement, CABIOS 12(1996), no. 6, 473-479.
220. N. Hulo, C. J. Sigrist, V. Le Saux, P. S. Langendijk-Genevaux, L. Bordoli, A. Gattiker, E. De Castro, P. Bucher, and A. Bairoch, Recent improvements to the PROSITE database, Nucl. Acids. Res. 32(2004), D134-D137.
221. B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, and M. Rytting, A CAD suite for high-performance FPGA design, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, April 1999, pp. 12-24.
222. B. L. Hutchings, R. Franklin, and D. Carver, Assisting network intrusion detection with reconfigurable hardware, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2002.
223. B. L. Hutchings and B. E. Nelson, Unifying simulation and execution in a design environment for FPGA systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9(2001), no. 1, 201-205.
224. Brad L. Hutchings and Brent E. Nelson, Gigaop DSP on FPGA, Journal of VLSI Signal Processing Systems 36(2004), no. 1, 41-55.
225. Jeng-Kuang Hwang and Cha-Hsing Chu, FPGA implementation of an alldigital T/2-spaced QPSK receiver with Farrow interpolation timing synchronizer and recursive Costas loop, 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, 4-5 Aug. 2004, Fukuoka, Japan, Piscataway, NJ, USA: IEEE, 2004, 2004, pp. 248-51.
226. Heungjae Im, Seungheon Hyeon, Weon-Cheol Lee, Hwanseog Bahk, Cheolhoon Lee, Jonghun Kim, and Seungwon Choi, Implementation of smart antenna base station for IS-2000 1X, IEEE Vehicular Technology Conference 57(2003), no. 1, 582-586.
227. Annapolis Micro Systems Inc., Firebird reconfigurable computer, http://www.annapmicro.com, 2004.
228. M. Iwata, I. Kajitani, H. Yamada, H. Iba, and T. Higuchi, A pattern recognition system using evolvable hardware, Proceedings of Parallel Problem Solving from Nature IV - PPSN IV, 1996.
229. Anil K. Jain, Fundamentals of digital image processing, Information and System Sciences Series, Prentice-Hall, Englewood Cliffs, NJ, 1989.
230. Hongtu Jiang and V. Owall, Fpga implementation of real-time image convolutions with three level of memory hierarchy, IEEE International Conference on Field-Programmable Technology (FPT), December 2003.
231. Don H. Johnson and Dan E. Dudgeon, Array signal processing: Concepts and techniques, Prentice Hall Signal Processing Series, Prentice-Hall, Englewood Cliffs, NJ, 1993.
232. K.-C. Chen, J. Cong, Y. Ding, A. B. Kahng, and P. Trajmar, DAG-Map: Graphbased FPGA technology mapping for delay optimization, IEEE Design and Test of Computers 9(1992), no. 3, 7-20.
233. Chi-Chou Kao and Yen-Tai Lai, An efficient algorithm for finding the minimalarea FPGA technology mapping, ACM Trans. Des. Autom. Electron. Syst. 10(2005), no. 1, 168-186.
234. Thomas A. Kean, Configurable logic: A dynamically programmable cellular architecture and its VLSI implementation, Ph. D. thesis, University of Edinburgh, 1988.
235. Eric Keller, JRoute: A run-time routing API for FPGA hardware, Parallel and Distributed Processing: 15 IPDPS 2000 Workshops (Cancun, Mexico) (Jośe Romlin et al., eds.), Lecture Notes in Computer Science, vol. 1800, Springer Verlag, May 2000, Seventh Reconfigurable Architectures Workshop (RAW 2000), pp. 874-881.
236. Tim Kerins, Emanuel Popovici, William P. Marnane, and Patrick Fitzpatrick, Fully parameterizable elliptic curve cryptography processor over GF (2)., FPL, 2002, pp. 750-759.
237. M. Kim, K. Ichige, and H. Arai, Design of Jacobi EVD processor based on CORDIC for DOA estimation with MUSIC algorithm, IEICE Transactions on Communications E85/B(2002;2003), no. 12, 2648-55.
238. G. Kiryukhin and M. Celenk, Implementation of 2D-DCT on xc4000 series FPGA using DFT-based DSFG and DA architectures, Proceedings of the International Conference on Image Processing (Thessaloniki, Greece), vol. 3, IEEE, October 2001, pp. 302-305.
239. P. Kitsos, G. Kostopoulos, N. Sklavos, and O. Koufopavlou, Hardware implementation of the RC4 stream cipher, Proceedings of the 46th IEEE Midwest Symposium on Circiuts and Systems, December 2003.
240. B. Klock, L. Utne, and J. Hakon Husoy, Implementation of filter banks in field programmable gate arrays (fpga), 5th International Conference on Signal Processing Applications and Technology, 18-21 Oct. 1994, Dallas, TX, USA, Waltham, MA, USA: DSP Associates, 1994, 1994, pp. 441-445 vol. 1.
241. G. Knowles and P. Gardner-Stephen, A new hardware architecture for genomic and proteomic sequence alignment, IEEE Computational Systems Bioinformatics Conference (San Francisco, CA), 2004.
242. S. P. Korah and S. A. McDonald, Towards the implementation of a WCDMA AAA receiver on an FPGA software radio platform, IEEE VTS 53rd Vehicular Technology Conference. Proceedings, 6-9 May 2001, Rhodes, Greece, Piscataway, NJ, USA: IEEE, 2001, 2001, pp. 1917-21 vol. 3.
243. Israel Koren, Computer arithmetic algorithms, second ed., A. K. Peters, Natick, MA, 2002.
244. K. Parhi and T. Nishitan (eds.), Digital signal processing for multimedia systems, Signal Processing and Communications Series, ch. CORDIC Algorithms and Architectures, Marcel Dekker, Inc., 1999, Chapter written by H. Dawid and H. Meyr.
245. P. Krishnamurthy, J. Buhler, R. Chamberlain, M. Franklin, K. Gyang, and J. Lancaster, Biosequence similarity search on the mercury system, 15th IEEE Int. Conference on Application-Specific Systems, Architectures and Processors (ASAP'04), 2004.
246. H. T. Kung and C. Leiserson, Algorithms for VLSI processors arrays, Addison-Wesley, 1980.
247. Soonhak Kwon, Kris Gaj, Chang Hoon Kim, and Chun Pyo Hong, Efficient m linear array for multiplication in GF (2) using a normal basis for elliptic curve cryptography., CHES, 2004, pp. 76-91.
248. Los Alamos National Laboratory, Streams-c web site, http://www.streamsc. lanl.gov (2005).
249. Monica Lam, Software pipelining: An effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (1988), 318-328.
250. G. V. Larchev and J. D. Lohn, Hardware-in-the-loop evolution of a 3-bit multiplier, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (J. Arnold and K. L. Pocek, eds.), Los Alamitos, CA, USA: IEEE Comput. Soc, 2004, April 2004, pp. 277-278.
251. D. Lau, A. Schneider, M. D. Ercegovac, and J. Villasenor, A FPGA-based library for on-line signal processing, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 28(2001), no. 1/2, 129-143.
252. D. Lavenier, S. Guyetant, S. Derrien, and S. Rubini, A reconfigurable parallel disk system for filtering genomic banks, ERSA'03, Engineering of Reconfigurable Systems and Algorithms (Las Vegas, Nevada, USA), 2003.
253. C. Y. Lee, An algorithm for path connections and its applications, IRE Transactions EC-10(1961), 346-365.
254. Hanho Lee and Gerald E. Sobelman, FPGA-based FIR filters using digitalserial arithmetic, Proceedings of the Tenth Annual IEEE International ASIC Conference and Exhibit (Portland, OR), September 1997, pp. 225-228.
255. T. K. Lee, S. Yusuf, W. Luk, M. Sloman, E. Lupu, and N. Dulay, Compiling policy descriptions into reconfigurable firewall processors, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2003.
256. Katarzyna Leijten-Nowak and Jef L. Van Meerbergen, An FPGA architecture with enhanced datapath functionality, FPGA'03: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, ACM Press, 2003, pp. 195-204.
257. J. Leon and M. Melgarejo, FPGA implementation of a serially organized DA multichannel FIR filter, FPGA'02: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 24-26 Feb. 2002, Monterey, CA, USA, New York, NY, USA: ACM, 2002, 2002.
258. K. H. Leung, K. W. Ma, et al., FPGA implementation of a microcoded elliptic curve cryptographic processor, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2000.
259. Delon Levi and Steven A. Guccione, Geneticfpga: a java-based tool for evolving stable circuits, Reconfigurable Technology: FPGAs for Computing and Applications 3844(1999), no. 1, 114-121.
260. David Lewis, Elias Ahmed, Gregg Baeckler, Vaughn Betz, Mark Bourgeault, David Cashman, David Galloway, Mike Hutton, Chris Lane, Andy Lee, Paul Leventis, Sandy Marquardt, Cameron McClintock, Ketan Padalia, Bruce Pedersen, Giles Powell, Boris Ratchev, Srinivas Reddy, Jay Schleicher, Kevin Stevens, Richard Yuan, Richard Cliff, and Jonathan Rose, The Stratix II logic and routing architecture, FPGA'05: Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, ACM Press, 2005, pp. 14-20.
261. David Lewis, Vaughn Betz, David Jefferson, Andy Lee, Chris Lane, Paul Leventis, Sandy Marquardt, Cameron McClintock, Bruce Pedersen, Giles Powell, Srinivas Reddy, Chris Wysocki, Richard Cliff, and Jonathan Rose, The Stratix routing and logic architecture, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, ACM Press, 2003, pp. 12-20.
262. Xuejun Liang and Jack Shiann-Ning Jean, Mapping of generalized template matching onto reconfigurable computers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11(2003), no. 3.
263. Gerhard Lienhart, Andreas Kugel, and Reinhard Mnner, Using floating-point arithmetic on FPGAs to accelerate scientific n-body simulations, IEEE International Symposium on FPGAs for Custom Computing Machines (2002), 182-191.
264. A. Y. Lin, K. S. Gugel, and J. C. Principe, Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks, the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 30 June-2 July 2003, Calgary, Alta., Canada (Y. Badawy, W.; Ismail, ed.), Los Alamitos, CA, USA: IEEE Comput. Soc, 2003, 2003, pp. 157-60.
265. X. P. Ling and H. Amano, WASMII: a data driven computer on a virtual hardware, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (D. A. Buell and K. L. Pocek, eds.), April 1993, pp. 33-42.
266. R. J. Lipton and D. P. Lopresti, A systolic array for rapid string comparison, pp. 363-376, H. Fuchs, Ed. Rockville, MD: Computer Science Press, 2004.
267. Zhaohui Liu and J. V. McCanny, Implementation of adaptive beamforming based on QR decomposition for CDMA, International Conference on Acoustics, Speech and Signal Processing (ICASSP'03), 6-10 April 2003, Hong Kong, China, Piscataway, NJ, USA: IEEE, 2003, 2003, pp. II - 609-12 vol. 2.
268. Jason Lohn, Greg Larchev, and Ronald DeMara, A genetic representation for evolutionary fault recovery in Virtex FPGAs, Proceedings of the 5th International Conference on Evolvable Systems, Lecture Notes in Computer Science, vol. 2606, Springer-Verlag, January 2003, pp. 47-56.
269. S. Lopez-Buedo, J. Garrido, and E. Boemo, Dynamically inserting, operating, and eliminating thermal sensors of fpga-based systems, IEEE Transactions on Components and Packaging Technologies 25(2002), no. 4, 561-566.
270. D. Lopresti, P-NAC: A systolic array for comparing nucleic acid sequences, Computer 20(1987), no. 7, 81-88.
271. D. Lopresti and D. Hoang, Field-programmable gate arrays: Architectures and tools for rapid prototyping, ch. FPGA Implementation of Systolic Sequence Alignment, Springer-Verlag, 1992.
272. D. Lund, V. Barekos, and B. Honary, Convolutional decoding for reconfigurable mobile systems, IEE Conference Publications (2001), 297-301.
273. B. Ma, J. Tromp, and M. Li, Patternhunter: faster and more sensitive homology search, Bioinformatics 18(3) (2002), 440-445.
274. J. Ma and X. M. Huang, Design and implementation of a real-time image noise canceller, Proceedings of SPIE - The International Society for Optical Engineering 5438(2004), 273-281.
275. S. T. Ma and K. P. Lam, Embedded computation of maximum-likelihood phylogeny inference using platform FPGA, IEEE Computer Society Bioinformatics Conference (Stanford, California), 2004.
276. A. Madanayake, L. Bruton, and C. Comis, FPGA architectures for real-time 2d/3d FIR/IIR plane wave filters, 2004 IEEE International Symposium on Circuits and Systems, 23-26 May 2004, Vancouver, BC, Canada, Piscataway, NJ, USA: IEEE, 2004, 2004, pp. III - 613-616 Vol. 3.
277. S. T. Mak and K. P. Lam, High speed GAML-based phylogenetic tree reconstruction using HW/SW codesign, IEEE Computer Society Bioinformatics Conference (Stanford, California), 2003.
278. S. G. Mallat, A theory for multiresolution signal decomposition: the wavelet representation, IEEE Transactions on Pattern Analysis and Machine Intelligence 11(1989), no. 7, 674-93.
279. Claudio S. Marino, Amir Sarajedini, and Paul Chau, Reduced complexity FPGA-based digital signal processing for adaptive beamforming, IEEE International Conference on Neural Networks - Conference Proceedings 2(1998), 928-931.
280. Alan Marshall, Tony Stansfield, Igor Kostarnov, Jean Vuillemin, and Brad Hutchings, A reconfigurable arithmetic array for multimedia applications, FPGA'99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on field programmable gate arrays, ACM Press, 1999, pp. 135-143.
281. M. Martina, A. Molino, M. Nicola, and F. Vacca, Design of a power conscious, customizable CDMA receiver, Lecture Notes In Computer Science 2778(2003), 1028-1031.
282. Sarin George Mathen, Wavelet transform based adaptive image compression on FPGA, Master's thesis, University of Kansas, June 2000.
283. John McHenry, Patrick Dowd, Frank Pellegrino, Todd Carrozzi, and William Cocks, An FPGA-based co-processor for ATM firewal ls, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 1997.
284. Maire McLoone and John V. McCanny, Rijndael FPGA implementations utilising look-up tables, Journal of VLSI Signal Processing, July 2003, pp. 261-275.
285. -. Very high speed 17 bps SHACAL encryption architecture, FPL, 2003, pp. 111-120.
286. Scott McMillan and Cameron Patterson, Jbits implementations of the advanced encryption standard (rijndael)., FPL, 2001, pp. 162-171.
287. G. Memik, S. O. Memik, and W. H. Mangione-Smith, Design and analysis of a layer seven network processor accelerator using reconfigurable logic, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2002.
288. U. Meyer-Baese, Digital signal processing with field programmable gate arrays, 2nd ed., Springer-Verlag, 2004.
289. Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 2004.
290. Les Mintzer, FIR filters with field-programmable gate arrays, Journal of VLSI Signal Processing Systems 6(1993), no. 2, 119-127.
291. E. Mirsky and A. DeHon, MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (J. Arnold and K. L. Pocek, eds.), April 1996, pp. 157-166.
292. J. Mitola, The software radio architecture., IEEE Communications Magazine 33(1995), no. 5, 26-38.
293. Sanjit K. Mitra, Digital signal processing: A computer-based approach, second ed., McGraw-Hill, New York, NY, 2001.
294. T. Miyamori and U. Olukotun, A quantitative analysis of reconfigurable coprocessors for multimedia applications, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. Arnold and K. Pocek, eds.), IEEE Computer Society, April 1998, pp. 2-11.
295. S. Mohanty and V. K. Prasanna, A framework for energy efficient design of multi-rate applications using hybrid reconfigurable systems, Lecture Notes In Computer Science 3203(2004), 658-668.
296. M. Mohri, Finite-state transducers in language and speech processing, Computational Linguistics 23(1997), no. 2, 269-311.
297. Emmanuel A. Moreira, Paul L. McAlpine, and Simon D. Haynes, Rijndael cryptographic engine on the ultrasonic reconfigurable platform., FPL, 2002, pp. 770-779.
298. E. Mosanya and E. Sanchez, A FPGA-based hardware implementation of generalized profile search using online arithmetic, ACM/SIGDA seventh international symposium on Field programmable gate arrays (Monterey, California), 1999.
299. J. Moscola, J. Lockwood, R. P. Loui, and M. Pachos, Implementation of a content-scanning module for an internet firewall, Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (Napa, CA) (J. M. Arnold and K. L. Pocek, eds.), April 2003.
300. Motorola, Specifying power consumption, November 2003, Application Note AN2436.
301. Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaumann, 1997.
302. K. Muriki, K. Underwood, and R. Sass, RC-BLAST: Towards an open source hardware implementation, HiCOMB'05, 2005.
303. Z. Nagy and P. Szolgay, Configurable multilayer cnn-um emulator on FPGA, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 40(2005), no. 6.
304. Nallatech, Floating point IP cores for virtex-II, http://www.nallatech. com/solutions/products/software fpga ip/fpga ip/fpc/, 2003.
305. Nallatech, Ltd., http://www.nallatech.com, (2004).
306. National Institute of Standards and Technology, Digital signature standard, Federal Information Processing Standards Publication 186, 1994.
307. National Semiconductor, Santa Clara, CA, Softprobe user's guide, 0.90 ed., March 1993, This is part of the CLAy System Development Kit documentation.
308. Francisco Rodrguez-Henrquez Nazar A. Saqib and Arturo Daz-Prez, Two approaches for a single-chip FPGA implementation of an encryptor/decryptor AES core, FPL, 2003, pp. 303-312.
309. S. B. Needleman and C. D. Wunsch, A general method applicable to the search for similarities in the amino acid sequences of two proteins, J. of Molecular Biology 48(1970), 443-453.
310. M. Nibouche, A. Bouridane, F. Murtagh, and O. Nibouche, FPGA-based discrete wavelet transforms, 11th International Conference on Field Programmable Logic and Applications, 27-29 Aug. 2001, Belfast, Northern Ireland, UK (R. Brebner, G.; Woods, ed.), Berlin, Germany: Springer-Verlag, 2001, 2001, pp. 607-12.
311. Kristian R. Nichols, Medhat A. Moussa, and Shawki M. Areibi, Feasibility of floating-point arithmetic in FPGA based artificial neural networks, CAINE02, November 2002.
312. L. Nóe and G. Kucherov, Improved hit criteria for DNA local alignement, Bioinformatics 5(2004), no. 149.
313. T. Oliver and B. Schmidt, High performance biosequence database scanning on reconfigurable platforms, HICOMB, 2004.
314. Alan V. Oppenheim and Ronald W. Schafer, Discrete-time signal processing, second ed., Prentice Hall, Inc., Upper Saddle River, NJ, 1999.
315. Jingzhao Ou and V. K. Prasanna, Parameterized and energy efficient adaptive beamforming on FPGAs using MATLAB/Simulink, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing, 17-21 May 2004, Montreal, Que., Canada, Piscataway, NJ, USA: IEEE, 2004, 2004, pp. V - 181-4 vol. 5.
316. Norman L. Owsley, Array signal processing, Prentice-Hall Signal Processing Series, ch. Sonar Array Processing, pp. 115-193, Prentice-Hall, Englewood Cliffs, NJ, 1985.
317. PACT Informationstechnologie GmbH, The XPP whitepaper, March 2002.
318. I. Page and W. Luk, Compiling occam into FPGAs, FPGAs. International Workshop on Field Programmable Logic and Applications (Oxford, UK), September 1991, pp. 271-283.
319. B. Paillassa and C. Morlet, Flexible satellites: software radio in the sky, Proceedings of the 10th International Conference on Telecommunication (Papeete, Tahiti, French Polynesia), Piscataway, NJ, USA: IEEE, 2003, February 2003, pp. 1596-600 vol. 2.
320. K. K. Parhi, A systematic approach for design of digit-serial signal processing architectures, IEEE Transactions on Circuits and Systems 38(1991), no. 4, 358-375.
321. C. Patterson, High performance DES encryption in Virtex FPGAs using JBits, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, April 2000, pp. 113-121.
322. Pierre G. Paulin and John P. Knight, Force directed scheduling for the behavioral synthesis of ASICs, IEEE Transactions on Computer Aided Design (1989), 661-679.
323. G. Paya, M. M. Peiro, F. Ballester, R. Gadea, and R. Colom, New distributed arithmetic discrete wavelet packet transform architecture, Proceedings of the SPIE - The International Society for Optical Engineering 5117(2003), 370-8.
324. W. R. Pearson and D. J. Lipman, Improved tools for biological sequence comparison, Proc. Natl. Acad. Sci. 85(1988), 3244-3248.
325. Pentek, Inc., Upper Saddle River, NJ, Model 4954-403 GateFlow IP Core, 2004, Datasheet.
326. R. J. Petersen, An assessment of the suitability of reconfigurable systems for digital signal processing, Master's thesis, Brigham Young University, 1995, p. 60.
327. Shawn Phillips and Scott Hauck, Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip, FPGA'02: Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, ACM Press, 2002, pp. 165-173.
328. M. Pop, S. L. Salzberg, and M. Shumway, Genome sequence assembly: Algorithms and issues, Computer July (2002), 47-54.
329. R. B. Porter and N. W. Bergmann, A generic implementation framework for FPGA based stereo matching, Proceedings of IEEE TENCON'97: Speech and Image Technologies for Computing and Telecommunications, December 1997.
330. Reid B. Porter, N. Harvey, S. Perkins, J. Theiler, S. Brumby, J. Block, M. Gokhale, and J. Szymanski, Optimizing digital hardware perceptrons for multi-spectral image classification, Journal of Mathematical Imaging and Vision 19 (2003).
331. Norbert Pramstaller and Johannes Wolkerstorfer, A universal and efficient AES co-processor for field programmable logic arrays, FPL, 2004, pp. 565-574.
332. John G. Proakis and Dimitris G. Manolakis, Digital signal processing: Principles, algorithms, and applications, third ed., Prentice Hall, Inc., 1996.
333. K. Puttegowda, W. Woreck, N. Pappas, A. Dandapani, and P. Athanas, A run-time reconfigurable system for gene-sequence searching, International VLSI Design Conference (New Delhi, India), 2003.
334. QinetiQ Holdings Ltd., Real time systems lab, http://www.quixilica.com/ products.htm, 2002.
335. Jr. R. Landry, V. Calmettes, and E. Robin, High speed IIR filter for Xilinx FPGA, 1998 Midwest Symposium on Circuits and Systems, 9-12 Aug. 1998, Notre Dame, IN, USA, Los Alamitos, CA, USA: IEEE Comput. Soc, 1999, 1999, pp. 46-49.
336. Radix Technologies, Inc., RaCE FFT (RDA-108) user document, v 1.0 ed., May 2004.
337. M. Ramakrishna, E. Fu, and E. Bahcekapili, A performance study of hashing functions for hardware applications, Int. Conf. Computing and Information, 1994, pp. 1621-1636.
338. Nalini K. Ratha, Anil K. Jain, and Diane T. Rover, Convolution on splash 2, Proceedings of the 1995 IEEE Symposium on FPGAs for Custom Computing Machines, 1995.
339. G. N. Rathna, S. K. Nandy, and K. Parthasarathy, A methodology for architecture synthesis of cascaded IIR filters on TLU FPGAs, 7th International Conference on VLSI Design, 5-8 Jan. 1994, Calcutta, India, Los Alamitos, CA, USA: IEEE Comput. Soc. Press, 1994, 1994, pp. 225-228.
340. R. Razdan and M. D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th Annual International Symposium on Microarchitecture, IEEE/ACM, 6November 1994, pp. 172-80.
341. Jeffrey H. Reed, Software radio: a modern approach to radio engineering, Prentice Hall, 2002.
342. X. Rev́es, A. Gelonch, and F. Casadevall, Software radio implementation of a DS-CDMA indoor subsystem based on FPGA devices, 12th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications. PIMRC 2001. Proceedings, 30 Sept.-3 Oct. 2001, San Diego, CA, USA, Piscataway, NJ, USA: IEEE, 2001, 2001, pp. D - 86-90 vol. 1.
343. X. Rev́es, V. Marojevic, A. Gelonch, and R. Ferrus, The cost of an abstraction layer on FPGA devices for software radio applications, 2004 IEEE 15th International Symposium on Personal, Indoor and Mobile Radio Communications, 5-8 Sept. 2004, Barcelona, Spain, Piscataway, NJ, USA: IEEE, 2004, 2004, pp. 1942-6 Vol. 3.
344. O. Rioul and M. Vetterli, Wavelets and signal processing, IEEE Signal Processing Magazine 8(1991), no. 4, 14-38.
345. Martin Roesch, Snort: The open source network intrusion detection system, www.snort.org (2005).
346. Eric Roesler and Brent Nelson, Novel optimizations for hardware floating-point units, FPL 2002: The 12th International Conference on Field-Programmable Logic and Applications, Springer-Verlag, 2002, pp. 637-646.
347. N. Roma and L. Sousa, Automatic synthesis of motion estimation processors based on a new class of hardware architectures, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 34(2003), no. 3.
348. J. Rose, R. Francis, D. Lewis, and P. Chow, Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency, IEEE Journal of Solid State Circuits 25(1990), no. 5, 1217-1225.
349. A. Rosenfeld, Parallel image processing using cellular arrays, Computer 16 (1983).
350. C. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. Arnold, and M. Gokhale, The napa adaptive processing architecture, IEEE International Symposium on FPGAs for Custom Computing Machines (1998).
351. G. P. Saggese, N. Mazzocca A. Mazzeo, and A. G. M. Strollo, An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm, FPL, 2003, pp. 292-302.
352. Yaska Sankar and Jonathan Rose, Trading quality for compile time: ultra-fast placement for FPGAs, FPGA'99: Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, ACM Press, 1999, pp. 157-166.
353. T. Sansaloni, A. Perez-Pascual, and J. Valls, Area-efficient FPGA-based FFT processor, Electronics Letters 39(2003), no. 19, 1369-70.
354. G. Saucier, D. Brasen, and J. P. Hiol, Partitioning with cone structures, IC-CAD'93: Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, IEEE Computer Society Press, 1993, pp. 236-239.
355. S. M. Scalera and Jose R. Vazquez, The design and implementation of a context switching FPGA, Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, IEEE Computer Society Press, April 1998, pp. 78-85.
356. Herman Schmit, David Whelihan, Andrew Tsai, Matthew Moe, Benjamin Levine, and R. Reed Taylor, Piperench: A virtualized programmable datapath in 0.18 micron technology, Proceedings of the IEEE Custom Integrated Circuits Conference (Orlando, FL), IEEE Solid State Circuits and Electron Devices Societies, IEEE, May 2002, pp. 63-66.
357. Bruce Schneier, Applied Cryptography, John Wiley and Sons, Inc., 1996.
358. Brian Schoner, John Villasenor, Steve Molloy, and Rajeev Jain, Techniques for FPGA implementation of video compression systems, FPGA'95: Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, ACM Press, 1995, pp. 154-159.
359. D. B. Searls, The computational linguistics of biological sequences, Artificial Intelligence and Molecular Biology (Larry Hunter, ed.), AAAI Press, 1993, pp. 47-120.
360. -. Linguistic approaches to biological sequences, Computer Applications in Biosciences 13(1997), no. 4, 333-344.
361. C. Sechen, VLSI placement and global routing using simulated annealing, Kluwer, Boston, 1988.
362. L. Sekanina, Image filter design with evolvable hardware, EvoWorkshops 2002 Conference, Lecture Notes in Computer Science, vol. 2279, 2002.
363. Seventh Annual Workshop on High Performance Embedded Computing (HPEC 2003), Area and power performance analysis of floating-point based application on FPGAs, Lexington, MA, September 2003.
364. M. Shand, Flexible image acquisition using reconfigurable hardware, IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (P. M. Athanas and K. L. Pocek, eds.), April 1995, pp. 125-134.
365. M. Shand, W. Wei, and G. Scharmer, A 3.8 ms latency correlation tracker for active mirror control based on a reconfigurable interface to a standard workstation, Proceedings of the International Society of Optical Engineering (SPIE). Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing. (Philadephia, PA) (J. Schewel, ed.), vol. 2607, October 1995, pp. 145-154.
366. Mark Shand, PCI Pamette user-area interface for firmware 2.0, Tech. report, Compaq Computer Corporation, Palo Alto, CA, June 1999, This document is included with the PCI Pamette's documentation.
367. A. P. Shanthi, B. Vijayan, M. Rajendran, S. Veluswami, and R. Parthasarathi, JBits based fault tolerant framework for evolvable hardware., International Conference on Engineering of Reconfigurable Systems and Algorithms - ERSA'03, 23-26 June 2003, Las Vegas, NV, USA (TP Plaks, ed.), Athens, GA, USA: CSREA Press, 2003, 2003, pp. 111-117.
368. T. Shono, H. Shiba, Y. Shirato, K. Uehara, K. Araki, and M. Umehira, Performance of IEEE 802.11 wireless LAN implemented on software defined radio with hybrid programmable architecture, IEEE International Conference on Communications, 11-15 May 2003, Anchorage, AK, USA, Piscataway, NJ, USA: IEEE, 2003, 2003, pp. 2035-40 vol. 3.
369. R. Sidhu and V. K. Prasanna, Fast regular expression matching using FP-GAs, IEEE Symposium on Field Programmable Custom Computing Machines (FCCM 01), avril 2001.
370. R. P. S. Sidhu, A. Mei, and V. K. Prasanna, Genetic programming using self-reconfigurable FPGAs, 9th International Workshop on Field Programmable Logic and Applications, FPL99, 1999.
371. N. Sklavos and O. Koufopavlou, On the hardware implementations of the SHA-2 (256, 384, 512) hash functions, Proceedings of the International Symposium on Circiuts and Systems, May 2003, pp. 153-156.
372. John L. Smith, Implementing median filters in xc4000e FPGAs, http://www.xilinx.com/xcell/xl23/xl23 16.pdf, 2004.
373. T. F. Smith and M. S. Waterman, Identification of common molecular subsequences, J. Mol. Biol 147(1981), 195-197.
374. Ioannis Sourdis and Dionisios N. Pnevmatikatos, Fast, large-scale string match for a 10gbps fpga-based network intrusion detection system., FPL, 2003, pp. 880-889.
375. Jeff Sprague, Personal communications, May 2004.
376. -. Putting FPGAs to work: Tradeoffs, system examples, Pentek Seminar Series, 2004.
377. S. Srikanteswara, M. Hosemann, J. H. Reed, and P. M. Athanas, Design and implementation of a completely reconfigurable soft radio, RAWCON 2000. 2000 IEEE Radio and Wireless Conference, 10-13 Sept. 2000, Denver, CO, USA, Piscataway, NJ, USA: IEEE, 2000, 2000, pp. 7-11.
378. S. Srikanteswara, J. Neel, J. H. Reed, and P. Athanas, Soft radio implementations for 3G and future high data rate systems, GLOBECOM'01. IEEE Global Telecommunications Conference, 25-29 Nov. 2001, San Antonio, TX, USA, Piscataway, NJ, USA: IEEE, 2001, 2001, pp. 3370-4 vol. 6.
379. S. Srikanteswara, R. C. Palat, J. H. Reed, and P. Athanas, An overview of configurable computing machines for software radio handsets, IEEE Communications Magazine 41(2003), no. 7, 134-41.
380. S. Srikanteswara, J. H. Reed, P. Athanas, and R. Boyle, A soft radio architecture for reconfigurable platforms, IEEE Communications Magazine 38(2000), no. 2, 140-147.
381. S. Srikanteswara, J. H. Reed, and P. M. Athanas, Implementation of a reconfigurable soft radio using the layered radio architecture, Thirty-Fourth Asilomar Conference on Signals, Systems and Computers, 29 Oct.-1 Nov. 2000, Pacific Grove, CA, USA (MB Mathews, ed.), Piscataway, NJ, USA: IEEE, 2000, 2000, pp. 360-4 vol. 1.
382. Starbridge Systems, Inc., http://www.starbridgesystems.com/, (2004).
383. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere, System design using kahn process networks: The compaan/laura approach, DATE (2004), 340-345.
384. Y. Sun and J. Buhler, Designing multiple simultaneous seeds for DNA similarity search, RECOMB'04, 2004.
385. Synplicity, Inc., Sunnyvale, CA, Identify rtl debugger, datasheet 20304id ed., 2004.
386. Michael Bedford Taylor et al., The Raw microprocessor: A computational fabric for software circuits and general-purpose programs, IEEE Micro 22(2002), no. 2, 25-35.
387. Russel Tessier, Fast place and route approaches for FPGAs, Ph. D. thesis, Massachusetts Institute of Technology, 1998, Department of Electrical Engineering and Computer Science.
388. Russell Tessier, Fast placement approaches for FPGAs, ACM Transactions on Design Automation of Electronic Systems 7(2002), no. 2, 284-305.
389. Russell Tessier and Wayne Burleson, Reconfigurable computing for digital signal processing: A survey, The Journal of VLSI Signal Processing 28(2001), 7-27.
390. J. D. Thompson, D. G. Higgins, and T. J. Gibson, Clustalw: improving the sensitivity of progressive multiple sequence alignment through sequence weighting, positions-specific gap penalties and weight matrix choice., Nucleic Acids Research 22(1994), 4673-4680.
391. Kurt K. Ting, Steve C. L. Yuen A and K. H. Lee A, and Philip H. W. Leong, An FPGA based SHA-256 processor, FPL, 2002, pp. 577-585.
392. L. K. Ting, R. F. Woods, C. F. N. Cowan, P. Cork, and C. Sprigings, Highperformance fine-grained pipelined LMS algorithm in virtex FPGA, Proceedings of the SPIE - The International Society for Optical Engineering 4116(2000), 288-99.
393. Top 500, Top 500 supercomputer sites, http://www.top500.org, 2004.
394. S. Trimberger, R. Pang, and A Singh, A 12gbps DES encryptor/decryptor core in an FPGA, Proceedings of the Cryptographic Hardware and Embedded Systems Workshop (CHES), Springer, 2000, pp. 156-163.
395. Stephen M. Trimberger, Field-programmable gate array technology, Kluwer Academic Publishers, 1994.
396. Steve Trimberger, Dean Carberry, Anders Johnson, and Jennifer Wong, A timemultiplexed FPGA, Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (J. Arnold and K. L. Pocek, eds.), April 1997, pp. 22-28.
397. J. L. Tripp, P. A. Jackson, and B. L. Hutchings, Sea cucumber: A synthesizing compiler for FPGAs, Lecture Notes In Computer Science 2438(2002), 875-885.
398. F. Truchetet and A. Forys, Implementation of still-image compressiondecompression scheme on FPGA circuits, Proceedings of the SPIE - The International Society for Optical Engineering 2669(1996), 66-75.
399. Keith Underwood, FPGAs vs. CPUs: Trends in peak floating-point performance, ACM/SIGDA Twelfth ACM International Symposium on Field-Programmable Gate Arrays (FPGA 2004), 2004.
400. R. Vaidyanathan and J. L. Trahan, Dynamic Reconfiguration: Architectures and Algorithms, Kluwer Academic/Plenum Publishers, 2004.
401. Barry Van Veen and Kevin Buckley, Beamforming: A versatile approach to spatial filtering, IEEE ASSP Magazine 5(1988), no. 2, 4-24.
402. Navin Vemuri, Priyank Kalla, and Russell Tessier, Bdd-based logic synthesis for lut-based FPGAs, ACM Transactions on Design Automation of Electronic Systems (2002), no. 4, 501-525.
403. Virtual Computer Corporation, http://www.vcc.com/, (2004).
404. S. J. Visser, A. S. Dawood, and J. A. Williams, FPGA based real-time adaptive filtering for space applications, 2002 IEEE International Conference on Field-Programmable Technology (FPT), 16-18 Dec. 2002, Hong Kong, China, Piscataway, NJ, USA: IEEE, 2002, 2002, pp. 322-6.
405. J. Volder, The CORDIC Trignometric Computing Technique, IRE Transactions on Electronic Computers EC-8(1959), no. 3, 330-334.
406. N. Voss and B. Mertsching, Design and implementation of an accelerated gabor filter bank using parallel hardware, 11th International Conference on Field Programmable Logic and Applications, August 2001.
407. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, Programmable active memories: Reconfigurable systems come of age, IEEE transaction on VLSI systems 4(1992), no. 1, 56-69.
408. E. Waingold, M. Taylor, et al., Baring it all to software: raw machines, IEEE Computer (1997), 86-93.
409. R. L. Walke, R. W. M. Smith, and G. Lightbody, Architectures for adaptive weight calculation on ASIC and FPGA, 1999 Asilomar Conference, 24-27 Oct. 1999, Pacific Grove, CA, USA (MB Mathews, ed.), Piscataway, NJ, USA: IEEE, 1999, 1999, pp. 1375-80 vol. 2.
410. -. 20-GFLOPS QR processor on a Xilinx Virtex-E FPGA, Proceedings of the SPIE - The International Society for Optical Engineering 4116(2000), 300-10.
411. J. S. Walther, A Unified Algorithm for Elementary Functions, Proceedings AFIPS Spring Joint Computer Conference, AFIPS, 1971, pp. 379-385.
412. N. Weaver, Y. Markovskiy, Y. Patel, and J. Wawrzynek, Post-placement C-slow retiming for the Xilinx Virtex FPGA, FPGA'03 (Monterey, CA), 2003.
413. L. Wernisch and S. J. Wodack, Structural bioinformatics, ch. Identifying structural domains in proteins, Wiley-Liss, Inc., Hoboken, New Jersey, 2003.
414. T. Wheeler, P. Graham, B. Nelson, and B. Hutchings, Using design-level scan to improve FPGA design observability and controllability for functional verification., 11th International Conference on Field Programmable Logic and Applications, 27-29 Aug. 2001, Belfast, Northern Ireland, UK (R. Brebner, G.; Woods, ed.), Berlin, Germany: Springer-Verlag, 2001, 2001, pp. 483-492.
415. Timothy Wheeler, Improving design observability and controllability for circuit debugging in FPGAs using design-level scan techniques, Master's thesis, Brigham Young University, Provo, UT, 2001.
416. S. A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review, IEEE ASSP Magazine 6(1989), no. 3, 4-19.
417. Michael Wirthlin, Improving functional density through run-time circuit reconfiguration, Ph. D. thesis, Brigham Young University, Provo, UT, November 1997.
418. R. D. Wittig and P. Chow, OneChip: An FPGA processor with reconfigurable logic, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (Napa, CA) (J. Arnold and K. L. Pocek, eds.), April 1996, pp. 126-135.
419. Wayne Wolf, FPGA-based System Design, Prentice-Hall Regents, 2004.
420. J. Woodfill and B. Herzen, Real-time stereo vision on the PARTS reconfigurable computer, IEEE Workshop in FPGAs for Custom Computing Machines, 1993.
421. Z. L. Wu, G. H. Ren, and Y. Zhao, A study on implementing wavelet transform and FFT with FPGA, 4th International Conference on ASIC; October 23-25, 2001;
422. SHANGHAI, PEOPLES R CHINA (T. TingAo, Y. Huihua, A. Wang, and C. K. Cheng, eds.), IEEE, 2001, pp. 486-489.
423. Xess Corporation, http://www.xess.com/, (2004).
424. Xilinx, Inc., San Jose, CA, ChipScope software and ILA cores user manual, v. 1.1 ed., June 2000.
425. Xilinx, Inc., San Jose, CA, Virtex-II 1.5 V field programmable gate arrays: Module 2, detailed functional description, v. 1.3 ed., January 2001, Datasheet DS031-2.
426. Xilinx, Inc., San Jose, CA, Digital down converter v1.0, March 2002, Product Specification.
427. Xilinx, Inc., San Jose, CA, PowerPC 405 processor block reference guide, 2.0 ed., August 2004, UG018.
428. Xilinx, Inc., San Jose, CA, Virtex-4 users guide, 1.1 ed., September 2004.
429. Xilinx, Inc., San Jose, CA, Virtex-II Pro platform FPGAs: Complete data sheet, 3.1.1 ed., March 2004, DS083.
430. Xilinx, Inc., San Jose, CA, XtremeDSP design considerations, 1.1 ed., September 2004.
431. Weifeng Xu, R. Ramanarayanan, and R. Tessier, Adaptive fault recovery for networked reconfigurable systems, Proceedings of 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Napa, CA) (K. Pocek and J. Arnold, eds.), IEEE Computer Society, April 2003, pp. 143-152.
432. Y. Yamaguchi, T. Marumaya, and A. Konagaya, High speed homology search with FPGAs, Pacific Symposium on Biocomputing (PCB'02), 2002, pp. 271-282.
433. M. Yasunaga, T. Nakamura, J. H. Kim, and I. Yoshihara, Kernel-based pattern recognition hardware: its design methodology using evolved truth tables, The Second NASA/DoD Workshop on Evolvable Hardware, 2000.
434. Y. Yi, R. Woods, L. K. Ting, and C. F. N. Cowan, High speed FPGA-based implementations of delayed-LMS filters, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 39(2005), no. 1-2 SPEC. ISS, 113-131.
435. C. W. Yu, K. H. Kwong, K. H. Lee, and P. H. Leong, A Smith-Waterman systolic cel l, FPL'03, 2003, pp. 375-384.
436. S. S. Yu, H. B. Pan, J. L. Zhou, and Q. M. Luo, A reconfigurable implementation approach of adaptive beamformer system, Proceedings of the 7th World Multiconference on Systemics, Cybernetics and Informatics (Orlando, Florida) (N. Callaos, T. Kitazoe, J. Zhou, F. Zhonghua, and M. Mostafa, eds.), vol. 7, Int. Inst. Informatics & Systematics, July 2003, pp. 302-306.
437. R. Zabih and J. Woodfill, Non-parametric local transforms for computing visual correspondence, 3rd European Conference on Computer Vision, 1994.
438. Joseph Zambreno, David Nguyen, and Alok Choudhary, Exploring area/delay tradeoffs in an AES FPGA implementation, FPL, 2004, pp. 575-585.
439. Guoping Zhang and F. Chen, Parallel FFT with CORDIC for ultra wide band, 2004 IEEE 15th International Symposium on Personal, Indoor and Mobile Radio Communications, 5-8 Sept. 2004, Barcelona, Spain, Piscataway, NJ, USA: IEEE, 2004, 2004, pp. 1173-7 Vol. 2.
440. Hui Zhang, Vandana Prabhu, Varghese George, Marlene Wan, Martin Benes, Arthur Abnous, and Jan M. Rabaey, A 1-v heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing, IEEE Journal of Solid-State Circuits 35(2000), no. 11, 1697-1704.
441. C. Zissulescu, T. Stefanov, B. Kienhuis, and E. Deprettere, Laura: Leiden architecture research and exploration tool, Field-Programmable Logic and Applications (2003).
442. Biocceleration, www.biocceleration. com.
443. Genomes online database, www.genomesonline.org.
444. Timelogic, www.timelogic.com.