System design using Kahn process networks: The COMPAAN/LAURA approach

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 1, Issue , 2004, Pages 340-345

  Stefanov, Todor ^a   Zissulescu, Claudiu ^a   Turjan, Alexandru ^a   Kienhuis, Bart ^a   Deprettere, Ed ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

KAHN PROCESS NETWORKS; MATLAB PROGRAMS; MULTIPLE MICROPROCESSORS; DESIGN APPROACHES; HIGH-THROUGHPUT; PROCESS NETWORKS; PROGRAMMING PROBLEM; RECONFIGURABLE COMPONENTS; SYSTEM PLATFORMS;

AUTOMATION; C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; NETWORKS (CIRCUITS); SYSTEMS ANALYSIS; APPLICATION PROGRAMS; EXHIBITIONS; MATLAB; SIGNAL PROCESSING;

EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 3042610031     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1268870     Document Type: Conference Paper

References (24)

1. Gilles Kahn, "The Semantics of a Simple Language for Parallel Programming," in Proc. of the IFIP Congress 74. 1974, North-Holland Publishing Co.
2. Edward A. Lee and Thomas M. Parks, "Dataflow process networks," Proceedings of the IEEE, vol. 83, no. 5, pp. 773-799, May 1995.
3. Bart Kienhuis, Edwin Rijpkema, and Ed F. Deprettere, "Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures," in Proc. 8th International Workshop on Hardware/Software Codesign (CODES'2000), San Diego, CA, USA, May 3-5 2000.
4. Alexandru Turjan and Bart Kienhuis, "Storage management in process networks using the lexicographically maximal preimage," in Proceedings of the IEEE 14th Int. Conf. on Application-specific Systems, Architectures and Processors (ASAP'03), The Hague, The Netherlands, June 24-26 2003.
5. Alexandru Turjan, Bart Kienhuis, and Ed Deprettere, "A technique to determine inter-process communication in the polyhedral model," in In Proceedings of the "10th International Workshop on Compilers for Parallel Computers, (CPC 2003), Amsterdam, The Netherlands, January 2003.
6. Claudiu Zissulescu, Todor Stefanov, Bart Kienhuis, and Ed Deprettere, "LAURA: Leiden Architecture Research and Exploration Tool," in Proc. 13th Int. Conference on Field Programmable Logic and Applications (FPL'03), 2003.
7. Wayne Wolf, "A Decade of Hardware/Software Codesign," IEEE Computer, vol. 36, no. 4, pp. 35 - 43, Apr. 2003.
8. Y. Li, T. Callahan, E. Dernell, R. Harr, U. Kurkure, and J. Stockwood, "Hardware-Software Co-Design of Embedded Reconfigurable Architectures," in Proc. 37th Design Automation Conference (DAC'00), Los Angeles, CA, June 5-9 2000, pp. 507-512.
9. Timothy Callahan, John Hauser, and John Wawrzynek, "The Garp Architecture and C Compiler," IEEE Computer, pp. 62-69, April 2000.
10. J. Villarreal, G. Suresh, G. Stitt, F. Vahid, and W. Najjar, "Improving Software Performance with Configurable Logic," Kluwer Journal on Design Automation of Embedded Systems, vol. 7, no. 4, pp. 325 - 339, Nov. 2002.
11. Vinod Kathail, Snail Aditya, Robert Schreiber, and Bob Rau, "PICO: Automatically Designing Custom Computers," IEEE Computer, vol. 35, no. 9, Sept. 2002.
12. M. Gokhale, J. Stone, J. Arnold, and M. Kalinowski, "Stream-Oriented FPGA Computing in the Stream-C High Level Language," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'00), April 2000.
13. C.A.R. Hoare, Communicating Sequential Processes, Prentice-Hall, 1985.
14. Eric Verhulst, "Beyond the Von Neumann Machine: Communication as the driving design paradigm for MP-SoC from software to hardware," in Networks on Chips, Axel Jantsch and Hannu Tenhunen, Eds., pp. 217-238. Kluwer Academic Publishers, 2003.
15. Eylon Gaspi et al., "Stream Computations Organized for Reconfigurable Execution (SCORE)," in Proc. 10th Int. Conference on Field Programmable Logic and Applications (FPL'00), Aug. 28-30 2000.
16. Vasudev Bhaskaran and Konstantinos Konstantinides, Image and Video Compression Standards; Algorithms and Architectures, Kluwer Academic Publishers, 1995.
17. W.B. Pennebacker, J.L. Mitchel, C.E. Fogg, and D.J. LeGall, MPEG Video Compression Standard, Chapman and Hall, 1996.
18. "http://www.alpha-data.com/adm-xrc-ii.html," Alpha Data Parallel Systems, Ltd.
19. E.A. de Kock et al., "YAPI: Application modeling for signal processing systems," in Proc. 37th Design Automation Conference (DAC'2000), Los Angeles, CA, June 5-9 2000, pp. 402-405.
20. "PVRG-JPEG CODEC 1.1," Portable Video Research Group, Stanford University.
21. "www.synplicity.com/products/synplifypro/index.html," Synplicity, Inc.
22. "http://www.xilinx.com/ise/design_tools/index.htm," Xilinx, Inc.
23. Paul Lieverse, Todor Stefanov, Pieter van der Wolf, and Ed Deprettere, "System Level Design with SPADE: an M-JPEG Case Study," in Proc. Int. Conference on Computer Aided Design (ICCAD'01), San Jose CA, USA, Nov. 4-8 2001, pp. 31-38.
24. Todor Stefanov, Bart Kienhuis, and Ed Deprettere, "Algorithmic Transformation Techniques for Efficient Exploration of Alternative Application Instances," in Proc. 10th Int. Symposium on Hardware/Software Codesign (CODES'02), Estes Park CO, USA, May 6-8 2002, pp. 7-12.